

TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371		ATTORNEY'S DOCKET NUMBER SON-1854/SOH
		U.S. APPLICATION NO. (If known, see 37 C.F.R. 1.5) 09/787036
INTERNATIONAL APPLICATION NO. PCT/JP00/04763	INTERNATIONAL FILING DATE July 14, 2000	PRIORITY DATE CLAIMED July 14, 1999
TITLE OF INVENTION CURRENT DRIVE CIRCUIT AND DISPLAY DEVICE USING THE SAME, PIXEL CIRCUIT, AND DRIVE METHOD		
APPLICANT(S) FOR DO/EO/US Akira YUMOTO		
<p>Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:</p> <ol style="list-style-type: none"> <input checked="" type="checkbox"/> This is a FIRST submission of items concerning a filing under 35 U.S.C. 371. <input type="checkbox"/> This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371. <input checked="" type="checkbox"/> This express request to begin national examination procedures (35 U.S.C. 371(f) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(I). <input type="checkbox"/> A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date. <input checked="" type="checkbox"/> A copy of the International Application as filed (35 U.S.C. 371(c)(2)) <ol style="list-style-type: none"> <input type="checkbox"/> is transmitted herewith (required only if not transmitted by the International Bureau). <input checked="" type="checkbox"/> has been transmitted by the International Bureau <input type="checkbox"/> is not required, as the application was filed in the United States Receiving Office (RO/US). <input checked="" type="checkbox"/> A translation of the International Application into English (35 U.S.C. 371(c)(2)). <input checked="" type="checkbox"/> Amendment to the claims of the International Application under PCT Article 11 <ol style="list-style-type: none"> <input type="checkbox"/> are transmitted herewith (required only if not transmitted by the International Bureau). <input type="checkbox"/> have been transmitted by the International Bureau. <input type="checkbox"/> have not been made; however, the time limit for making such amendment has NOT expired. <input checked="" type="checkbox"/> have not been made and will not be made. <input type="checkbox"/> A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)). <input type="checkbox"/> An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)). <input type="checkbox"/> A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)). <p>Items 11 to 16 below concern either document(s) or information included:</p> <ol style="list-style-type: none"> <input checked="" type="checkbox"/> In Information Disclosure Statement under 37 CFR 1.97 and 1.98. <input type="checkbox"/> An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included. <input checked="" type="checkbox"/> A FIRST preliminary amendment. <input type="checkbox"/> A SECOND or SUBSEQUENT preliminary amendment. <input type="checkbox"/> A substitute specification. <input type="checkbox"/> A change of power of attorney and/or address letter. <input type="checkbox"/> Other items or information. 		

RONALD P. KANANEN
NAME
24,104

09/787036

SON-1854/SOH

PATENT APPLICATION

JG08 Rec'd PCT/PTO 13 MAR 2001

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the U.S. Nationalization)
Application of PCT/US00/04763)
Akira YUMOTO) Attn: Application Branch
Serial No. UNASSIGNED)
Filed: March 13, 2001)
For: CURRENT DRIVE CIRCUIT AND DISPLAY)
DEVICE USING THE SAME, PIXEL)
CIRCUIT, AND DRIVE METHOD)

PRELIMINARY AMENDMENT ACCOMPANYING FILING

Commissioner for Patents
Washington, D.C. 20231

Sir:

Prior to the initial examination, please amend the above-identified application as follows:

IN THE SPECIFICATION:

Please replace the paragraph beginning at page 27, line 18, with the following rewritten paragraph:

--Figure 6A, 6B, 6C and 6D are waveform diagrams of an example of waveforms of signals in the embodiment of Fig. 5.--

Please replace the paragraph beginning at page 28, line 2, with the following rewritten paragraph:

--Figure 10A, 10B, 10C and 10D are waveform diagrams of an example of waveforms of signals in the embodiment of Fig. 9.--

Please replace the paragraph beginning at page 28, line 16, with the following rewritten paragraph:

--Figure 17A and 17B are circuit diagrams of a modification of the embodiment of Fig. 15.--

Please replace the paragraph beginning at page 28, line 22, with the following rewritten paragraph:

--Figure 20A, 20B and 20C are views for explaining a case where the pixels are extinguished in units of scanning lines in the circuit of Fig. 19.--

REMARKS

This Preliminary Amendment is requested to accurately identify the drawings. No new matter has been added. Entry of this amendment is requested.

Respectfully submitted,



Ronald P. Kananen
Registration No. 24,104

Date: March 13, 2001

RADER, FISHMAN & GRAUER, PLLC
Lion Building
1233 20th Street, N.W.
Washington, D.C. 20036
Tel: (202) 955-37650
Customer No. 23353

APPENDIX

JC08 Rec'd PCT/PTO 13 MAR 2001

Paragraph beginning at line 18 of page 27 has been amended as follows:

Figure [6] 6A, 6B, 6C and 6D [is a waveform diagram] are
waveform diagrams of an example of waveforms of signals in the
embodiment of Fig. 5.

Paragraph beginning at line 2 of page 28 has been amended as follows:

Figure [10] 10A, 10B, 10C and 10D [is a waveform diagram] are
waveform diagrams of an example of waveforms of signals in the
embodiment of Fig. 9.

Paragraph beginning at line 16 of page 28 has been amended as follows:

Figure [17] 17A and 17B [is a circuit diagram] are circuit
diagrams of a modification of the embodiment of Fig. 15.

Paragraph beginning at line 22 of page 28 has been amended as follows:

Figure [20] 20A, 20B and 20C [is a view] are views for explaining
a case where the pixels are extinguished in units of scanning lines in
the circuit of Fig. 19.

20/PRTS

- 1 -

JG08 Rec'd PCT/PTO 13 MAR 2001

DESCRIPTION

CURRENT DRIVE CIRCUIT AND DISPLAY DEVICE USING SAME,
PIXEL CIRCUIT, AND DRIVE METHOD

5

TECHNICAL FIELD

The present invention relates to a current drive
circuit for driving an organic electroluminescence (EL)
10 element or other light emitting element controlled in
brightness by a current, a display device providing a
light emitting element driven by this current drive
circuit for every pixel, a pixel circuit, and a method
for driving a light emitting element. In more detail, the
15 present invention relates to a current drive circuit for
controlling an amount of the current supplied to a light
emitting element by an insulating gate type field effect
transistor or other active element provided in each pixel
and a so-called active matrix type image display device
20 using the same.

BACKGROUND ART

In general, in an active matrix type image display
device, an image is displayed by arranging a large number
of pixels in a matrix and controlling a light intensity
25 for every pixel in accordance with given brightness

information. When using a liquid crystal as an electro-optical substance, the transmittance of each pixel varies in accordance with a voltage written into the pixel. In an active matrix type image display device using an organic electroluminescence (EL) material as the electro-optical substance as well, the basic operation is similar to that of the case where a liquid crystal is used. However, unlike a liquid crystal display, an organic EL display is a so-called self-luminescent type having a light emitting element for every pixel, so has the advantages of a better visual recognition of the image in comparison with a liquid crystal display, no need for back light, and a fast response speed. The brightnesses of individual light emitting elements are controlled by the amount of current. Namely, this display is largely different from a liquid crystal display in the point that the light emitting elements are current driven types or current controlled types.

In the same way as a liquid crystal display, in an organic EL display as well, there are a simple matrix and an active matrix drive methods. The former is simple in structure, but makes it difficult to realize a large sized, high definition display, so the active matrix method is being vigorously developed. The active matrix method controls the current flowing through the light

emitting element provided in each pixel by an active element (generally a thin film transistor, one type of the insulating gate type field effect transistor, hereinafter sometimes referred to as a "TFT") provided

5 inside the pixel. An organic EL display of this active matrix method is disclosed in for example Japanese Unexamined Patent Publication (Kokai) No. 8-234683. One pixel's worth of an equivalent circuit is shown in Fig. 1. The pixel is comprised of a light emitting element

10 OLED, a first thin film transistor TFT1, a second thin film transistor TFT2, and a holding capacitor C. The light emitting element is an organic electroluminescence (EL) element. An organic EL element has a rectification property in many cases, so is sometimes referred to as an

15 OLED (organic light emitting diode). In the figure, the symbol of a diode is used to indicate the light emitting element OLED. However, the light emitting element is not always limited to an OLED and may be any element controlled in brightness by the amount of the current

20 flowing through it. Also, a rectification property is not always required in the light emitting element. In the illustrated example, a source of the TFT2 is set at a reference potential (ground potential), an anode of the light emitting element OLED is connected to Vdd (power

25 supply potential), and a cathode is connected to a drain

of the TFT2. On the other hand, a gate of the TFT1 is connected to a scanning line SCAN, the source is connected to a data line DATA, and the drain is connected to the holding capacitor C and the gate of the TFT2.

5 In order to operate the pixel, first, when the scanning line SCAN is brought to a selected state and a data potential V_w representing the brightness information is applied to the data line DATA, the TFT1 becomes conductive, the holding capacitor C is charged or
10 discharged, and the gate potential of the TFT2 coincides with the data potential V_w . When the scanning line SCAN is brought to an unselected state, the TFT1 becomes OFF and the TFT2 is electrically separated from the data line DATA, but the gate potential of the TFT2 is stably held
15 by the holding capacitor C. The current flowing through the light emitting element OLED via the TFT2 becomes a value in accordance with a gate/source voltage V_{gs} , and the light emitting element OLED continuously emits the light with a brightness in accordance with the amount of
20 the current supplied through the TFT2.

When the current flowing between the drain and source of the TFT2 is I_{ds} , this is the drive current flowing through the OLED. Assuming that the TFT2 operates in the saturated region, I_{ds} is represented by the
25 following equation.

$$\begin{aligned} I_{ds} &= \mu \cdot C_{ox} \cdot W/L/2 (V_{gs} - V_{th})^2 \\ &= \mu \cdot C_{ox} \cdot W/L/2 (V_w - V_{th})^2 \end{aligned} \quad (1)$$

Here, C_{ox} is the gate capacity per unit area and is given by the following equation:

$$C_{ox} = \epsilon_0 \cdot \epsilon_r / d \quad (2)$$

In equation (1) and equation (2), V_{th} indicates a threshold value of the TFT2, μ indicates a mobility of a carrier, W indicates a channel width, L indicates a channel length, ϵ_0 indicates a permittivity of vacuum, ϵ_r indicates a dielectric constant of the gate insulating film, and d is a thickness of the gate insulating film.

According to equation (1), I_{ds} can be controlled by the potential V_w written into the pixel. As a result, the brightness of the light emitting element OLED can be controlled. Here, the reason for the operation of the TFT2 in the saturated region is as follows. Namely, this is because, in the saturated region, I_{ds} is controlled by only the V_{gs} and does not depend upon the drain/source voltage V_{ds} . Therefore, even if V_{ds} fluctuates due to variations in the characteristics of the OLED, a predetermined amount of the drive current I_{ds} can be passed through the OLED.

As mentioned above, in the circuit configuration of the pixel shown in Fig. 1, when written by V_w once, the OLED continues emitting light with a constant brightness

during one scanning cycle (one frame) until next
rewritten. If large number of such pixels are arranged in
a matrix as in Fig. 2, an active matrix type display
device can be configured. As shown in Fig. 2, in a
5 conventional display device, scanning lines SCAN-1
through SCAN-N for selecting pixels 25 in a predetermined
scanning cycle (for example a frame cycle according to an
NTSC standard) and data lines DATA giving brightness
information (data potential V_w) for driving the pixels 25
10 are arranged in a matrix. The scanning lines SCAN-1
through SCAN-N are connected to a scanning line drive
circuit 21, while the data lines DATA are connected to a
data line drive circuit 22. By repeating the writing of
 V_w from the data lines DATA by the data line drive
15 circuit 22 while successively selecting the scanning
lines SCAN-1 through SCAN-N by the scanning line drive
circuit 21, an intended image can be displayed. In a
simple matrix type display device, the light emitting
element contained in each pixel emits light only at an
20 instant of selection. In contrast, in the active matrix
type display device shown in Fig. 2, the light emitting
element of each pixel 25 continues to emit light even
after finishing being written. Therefore, in particular
in a large sized, high definition display, there is the
25 advantage that the level of the drive current of the

light emitting elements can be lowered in comparison with the simple matrix type.

Figure 3 schematically shows a sectional structure of the pixel 25 shown in Fig. 2. Note, only OLED and TFT2 are represented for facilitating the illustration. The OLED is configured by successively superposing a transparent electrode 10, an organic EL layer 11, and a metal electrode 12. The transparent electrode 10 is separated for every pixel, acts as the anode of the OLED, and is made of a transparent conductive film for example ITO. The metal electrode 12 is commonly connected among pixels and acts as the cathode of the OLED. Namely, the metal electrode 12 is commonly connected to a predetermined power supply potential Vdd. The organic EL layer 11 is a composite film obtained by superposing for example a positive hole transport layer and an electron transport layer. For example, Diamyne is vapor deposited on the transparent electrode 10 acting as the anode (positive hole injection electrode) as the positive hole transport layer, Alq3 is vapor deposited thereon as the electron transport layer. Further, a metal electrode 12 acting as the cathode (electron injection electrode) is grown thereon. Note that, Alq3 represents 8-hydroxy quinoline aluminum. The OLED having such a laminate structure is only one example. When a voltage in a

forward direction (about 10V) is applied between the anode and the cathode of the OLED having such a configuration, injection of carriers such as electrons and positive holes occurs and luminescence is observed.

- 5 The operation of the OLED can be considered to be the emission of light by excursions formed by the positive holes injected from the positive hole transport layer and the electrons injected from the electron transport layer.

On the other hand, the TFT2 comprises a gate
10 electrode 2 formed on a substrate 1 made of glass or the like, a gate insulating film 3 superimposed on the top surface thereof, and a semiconductor thin film 4 superimposed above the gate electrode 2 via this gate insulating film 3. This semiconductor thin film 4 is made
15 of for example a polycrystalline silicon thin film. The TFT2 is provided with a source S, a channel Ch, and a drain D acting as a passage of the current supplied to the OLED. The channel Ch is located immediately directly above the gate electrode 2. The TFT2 of this bottom gate
20 structure is coated by an inter-layer insulating film 5. A source electrode 6 and a drain electrode 7 are formed above that. Above them, the OLED mentioned above is grown via another inter-layer insulating film 9. Note that, in the example of Fig. 3, the anode of the OLED is connected
25 to the drain of the TFT2, so a P-channel thin film

transistor is used as the TFT2.

In an active matrix type organic EL display, generally a TFT (thin film transistor) formed on a glass substrate is utilized as the active element. This is for the following reason. Namely, an organic EL display is a direct viewing type. Due to this, it becomes relatively large in size. Due to restrictions of cost and manufacturing facilities, a usage of a single crystalline silicon substrate for the formation of the active elements is not practical. Further, in order to extract the light from the light emitting elements, usually a transparent conductive film of ITO (indium tin oxide) is used as the anode of the organic EL layer, but ITO is frequently generally grown under a high temperature which an organic EL layer cannot endure. In this case, it is necessary to form the ITO before the formation of the organic EL layer. Accordingly, the manufacture process roughly becomes as follows:

Referring to Fig. 3 again, first the gate electrode 2, gate insulating film 3, and semiconductor thin film 4 comprised of amorphous silicon are successively stacked and patterned on the glass substrate 1 to form the TFT2. In certain cases, the amorphous silicon is sometimes formed into polysilicon (polycrystalline silicon) by heat treatment such as laser annealing. In this case,

generally a TFT2 having a larger degree of carrier mobility in comparison with amorphous silicon and a larger current driving capability can be formed. Next, an ITO transparent electrode 10 acting as the anode of the light emitting element OLED is formed. Subsequently, an organic EL layer 11 is stacked to form the light emitting element OLED. Finally, the metal electrode 12 acting as the cathode of the light emitting element is formed by a metal material (for example aluminum).

10 In this case, the extraction of the light is started from a back side (bottom surface side) of the substrate 1, so a transparent material (usually a glass) must be used for the substrate 1. In view of this, in an active matrix type organic EL display, a relatively large sized glass substrate 1 is used. As the active element, ordinarily use is made of a TFT as it can be relatively easily formed thereon. Recently, attempts have also been made to extract the light from a front side (top surface side) of the substrate 1. The sectional structure in this case is shown in Fig. 4. The difference of this from Fig. 3 resides in that the light emitting element OLED is comprised by successively superposing a metal electrode 12a, an organic EL layer 11, and a transparent electrode 10a and an N-channel transistor is used as the TFT2.

25 In this case, the substrate 1 does not have to be

transparent like glass, but as the transistor formed on a large sized substrate, use is generally still made of a TFT. However, the amorphous silicon and polysilicon used for the formation of the TFT have a worse crystallinity
5 in comparison with single crystalline silicon and have a poor controllability of the conduction mechanism, therefore it has been known that there is a large variation in characteristics in formed TFTs.

Particularly, when a polysilicon TFT is formed on a
10 relatively large sized glass substrate, usually the laser annealing method is used as mentioned above in order to avoid the problem of thermal deformation of the glass substrate, but it is difficult to uniformly irradiate laser energy to a large glass substrate. Occurrence of
15 variations in the state of the crystallization of the polysilicon according to the location in the substrate cannot be avoided.

As a result, it is not rare for the V_{th} (threshold value) to vary according to pixel by several hundreds of
20 mV, in certain cases, 1V or more, even in the TFTs formed on an identical substrate. In this case, even if a same signal potential V_w is written with respect to for example different pixels, the V_{th} will vary according to the pixels. As a result, according to equation (1)
25 described above, the current I_{ds} flowing through the

OLEDs will largely vary for every pixel and consequently become completely off from the intended value, so a high quality of image cannot be expected as the display. A similar thing can be said for not only the V_{th} , but also the variation of parameters of equation (1) such as the carrier mobility μ . Further, a certain degree of fluctuation in the above parameters is unavoidable not only due to the variation among pixels as mentioned above, but also variations for every manufacturing lot or every product. In such a case, it is necessary to determine how the data line potential V_w should be set with respect to the intended current I_{ds} to be passed through the OLEDs for every product in accordance with the final state of the parameters of equation (1). Not only is this impractical in the mass production process of displays, but it is also extremely difficult to devise countermeasures for fluctuations in characteristics of the TFTs due to the ambient temperature and changes of the TFT characteristics occurring due to usage over a long period of time.

DISCLOSURE OF THE INVENTION

An object of the present invention is to provide a current drive circuit capable of stably and accurately supplying an intended current to a light emitting element

etc. of a pixel without being affected by variations in characteristics of an active element inside the pixel, a display device using the same and as a result capable of displaying a high quality image, a pixel circuit, and a
5 method for driving a light emitting element.

In order to achieve the object, the following means were devised. Namely, a display device according to the present invention provides a scanning line drive circuit for successively selecting scanning lines, a data line
10 drive circuit including a current source for generating a signal current having a current level in accordance with brightness information and successively supplying the same to data lines, and a plurality of pixels arranged at intersecting portions of the scanning lines and the data
15 lines and including current driven type light emitting elements emitting light by receiving the supply of the drive current. The characterizing feature is that each pixel comprises a receiving part for fetching the signal current from the data line when the scanning line is
20 selected, a converting part for converting a current level of the fetched signal current to a voltage level and holding the same, and a drive part for passing a drive current having a current level in accordance with the held voltage level through the light emitting
25 element. Specifically, the converting part includes a

conversion use insulating gate type field effect transistor provided with a gate, a source, a drain, and a channel and a capacitor connected to the gate. The conversion use insulating gate type field effect

5 transistor generates a converted voltage level at the gate by passing the signal current fetched by the receiving part through the channel. The capacitor holds the voltage level created at the gate. Further, the converting part includes a switch use insulating gate
10 type field effect transistor inserted between the drain and the gate of the conversion use insulating gate type field effect transistor. The switch use insulating gate type field effect transistor becomes conductive when converting the current level of the signal current to the
15 voltage level and electrically connects the drain and the gate of the conversion use insulating gate type field effect transistor to create the voltage level with the source as the reference at the gate, while the switch use insulating gate type field effect transistor is shut off
20 when the capacitor holds the voltage level and separates the gate of the conversion use insulating gate type field effect transistor and the capacitor connected to this from the drain.

In one embodiment, the drive part includes a drive
25 use insulating gate type field effect transistor provided

with a gate, a drain, a source, and a channel. This drive use insulating gate type field effect transistor receives the voltage level held at the capacitor at its gate and passes a drive current having a current level in

5 accordance with that through the light emitting element via the channel. A current mirror circuit is configured by direct connection of the gate of the conversion use insulating gate type field effect transistor and the gate of the drive use insulating gate type field effect
10 transistor, whereby a proportional relationship is exhibited between the current level of the signal current and the current level of the drive current. The drive use insulating gate type field effect transistor is formed in the vicinity of the corresponding conversion use
15 insulating gate type field effect transistor inside the pixel and has an equivalent threshold voltage to that of the conversion use insulating gate type field effect transistor. The drive use insulating gate type field effect transistor operates in the saturated region and
20 passes a drive current in accordance with a difference between the level of the voltage applied to the gate thereof and the threshold voltage through the light emitting element.

In another embodiment, the drive part shares the
25 conversion use insulating gate type field effect

transistor together with the converting part in a time
division manner. The drive part separates the conversion
use insulating gate type field effect transistor from the
receiving part and uses the same for driving after the
5 conversion of the signal current is completed and passes
the drive current to the light emitting element through
the channel in a state where the held voltage level is
applied to the gate of the conversion use insulating gate
type field effect transistor. The drive part has a
10 controlling means for cutting off an unnecessary current
flowing to the light emitting element via the conversion
use insulating gate type field effect transistor at times
other than the time of drive. The controlling means cuts
off the unnecessary current by controlling a voltage
15 between terminals of a two terminal type light emitting
element having a rectification function. Alternatively,
the controlling means comprises a control use insulating
gate type field effect transistor inserted between the
conversion use insulating gate type field effect
20 transistor and the light emitting element, and the
control use insulating gate type field effect transistor
becomes nonconductive in state and separates the
conversion use insulating gate type field effect
transistor and the light emitting element when the light
25 emitting element is not driven and switches to the

conductive state when the light emitting element is driven. In addition, the controlling means controls a ratio between a time for cutting off the drive current when the light emitting element is not to be driven and placing the light emitting element in the non-light emitting state and a time of passing the drive current when the light emitting element is to be driven and placing the light emitting element in the light emitting and thereby to enable the control of the brightness of the pixel. According to a certain case, the drive part has a potential fixing means for fixing the potential of the drain with reference to the source of the conversion use insulating gate type field effect transistor in order to stabilize the current level of the drive current flowing to the light emitting element through the conversion use insulating gate type field effect transistor.

In a further developed form of the present invention, the receiving part, the converting part, and the drive part configure a current circuit combining a plurality of insulating gate type field effect transistors, and one or two or more insulating gate type field effect transistors have a double gate structure for suppressing current leakage in the current circuit. Further, the drive part includes the insulating gate type

field effect transistor provided with the gate, drain,
and the source and passes the drive current passing
between the drain and the source to the light emitting
element in accordance with the level of the voltage
5 applied to the gate, the light emitting element is a two
terminal type having an anode and a cathode, and the
cathode is connected to the drain. Alternatively, the
drive part includes an insulating gate type field effect
transistor provided with a gate, a drain, and a source
10 and passes a drive current passing between the drain and
the source to the light emitting element in accordance
with the level of the voltage applied to the gate, the
light emitting element is a two terminal type having an
anode and a cathode, and the anode is connected to the
15 source. Further, it includes an adjusting means for
downwardly adjusting the voltage level held by the
converting part and supplying the same to the drive part
to tighten the black level of the brightness of each
pixel. In this case, the drive part includes an
20 insulating gate type field effect transistor having a
gate, a drain, and a source, and the adjusting means
downwardly adjusts the level of the voltage applied to
the gate by raising the bottom of the voltage between the
gate and the source of the insulating gate type field
25 effect transistor. Alternatively, the drive part includes

an insulating gate type field effect transistor having a gate, a drain, and a source, the converting part is provided with a capacitor connected to the gate of the thin film transistor and holding the voltage level, and

5 the adjusting means comprises an additional capacitor connected to that capacitor and downwardly adjusts the level of the voltage to be applied to the gate of the insulating gate type field effect transistor held at that capacitor. Alternatively, the drive part includes an

10 insulating gate type field effect transistor having a gate, a drain, and a source, the converting part is provided with a capacitor connected to the gate of the insulating gate type field effect transistor on its one end and holding the voltage level, and the adjusting

15 means adjusts the potential of the other end of the capacitor when holding the voltage level converted by the converting part at that capacitor to downwardly adjust the level of the voltage to be applied to the gate of the insulating gate type field effect transistor. Note that,

20 as the light emitting element, use is made of for example an organic electroluminescence element.

The pixel circuit of the present invention has the following characteristic features. First, the brightness information is written to a pixel by passing a signal

25 current having a magnitude in accordance with the

brightness through the data line. That current flows between the source and the drain of the conversion use insulating gate type field effect transistor inside the pixel and as a result creates a voltage between the gate and source in accordance with the current level. Second, the voltage between the gate and source created as described above or the gate potential is held by the function of the capacitor formed inside the pixel or existing parasitically and is held at about that level for a predetermined period even after the end of the writing. Third, the current flowing through the OLED is controlled by the conversion use insulating gate type field effect transistor per se connected to it in series or the drive use insulating gate type field effect transistor provided inside the pixel separately from that and having a gate commonly connected together with the conversion use insulating gate type field effect transistor. The voltage between the gate and source at the OLED drive is generally equal to the voltage between the gate and source of the conversion use insulating gate type field effect transistor created according to the first characterizing feature. Fourth, at the time of writing, the data line and the internal portion of the pixel are made conductive by a fetch use insulating gate type field effect transistor controlled by the first

scanning line, and the gate and the drain of the
conversion use insulating gate type field effect
transistor are short-circuited by the switch use
insulating gate type field effect transistor controlled
5 by the second scanning line. Summarizing the above, while
in the conventional example, the brightness information
was given in the form of a voltage value, in contrast,
the remarkable characterizing feature of the display
device of the present invention is that the brightness
10 information is given in the form of a current value, that
is, of a current written type.

As already mentioned, an object of the present
invention is to accurately pass the intended current
through the OLEDs without being affected by variations in
15 the characteristics of the TFTs. The reason why the
present object can be achieved by the first through
fourth characterizing features will be explained below.
Note that hereinafter the conversion use insulating gate
type field effect transistor will be described as the
20 TFT1, the drive use insulating gate type field effect
transistor will be described as the TFT2, the fetch use
insulating gate type field effect transistor will be
described as the TFT3, and the switch use insulating gate
type field effect transistor will be described as the
25 TFT4. Note that the present invention is not limited to

TFTs (thin film transistors). Insulating gate type field effect transistors can be widely employed as the active elements, for example, single crystalline silicon transistors formed on a single crystalline silicon substrate or SOI substrate. The signal current passing through the TFT1 at the time of writing of the brightness information is defined as I_w , and the voltage between the gate and source created in the TFT1 as a result of this is defined as V_{gs} . At the time of writing, due to the TFT4, the gate and the drain of the TFT1 are short-circuited, so the TFT1 operates in the saturated region. Accordingly, I_w is given by the following equation.

$$I_w = \mu_1 \cdot C_{ox1} \cdot W_1 / L_1 / 2 (V_{gs} - V_{th1})^2 \quad (3)$$

Here, the meanings of the parameters are similar to the case of equation (1). Next, when defining the current flowing through an OLED as I_{drv} , I_{drv} is controlled in its current level by the TFT2 connected to the OLED in series. In the present invention, the voltage between the gate and source thereof coincides with V_{gs} in equation (3). Therefore, when assuming that the TFT2 operates in the saturated region, the following equation stands:

$$I_{drv} = \mu_2 \cdot C_{ox2} \cdot W_2 / L_2 / 2 (V_{gs} - V_{th2})^2 \quad (4)$$

The meanings of the parameters are similar to the case of equation (1). Note that, the condition for the operation of the insulating gate type field effect

transistor in the saturated region is generally given by the following equation while defining V_{ds} as the voltage between the drain and source.

$$|V_{ds}| > |V_{gs} - V_{th}| \quad (5)$$

5 Here, TFT1 and TFT2 are formed close inside a small pixel, so it can be considered that de facto $\mu_1 = \mu_2$, $Cox_1 = Cox_2$, and $V_{th1} = V_{th2}$. Then, at this time, the following equation is easily derived from equation (3) and equation (4):

10
$$I_{drv}/I_w = (W_2/L_2)/(W_1/L_1) \quad (6)$$

The point to be noted here resides in the fact that, in equation (3) and equation (4), the values of μ , Cox , and V_{th} per se vary for every pixel, every product, or every manufacturing lot, but equation (6) does not include these parameters, so the value of I_{drv}/I_w is not affected by such variation of them. For example, when designing $W_1 = W_2$ and $L_1 = L_2$, $I_{drv}/I_w = 1$ stands, that is, I_w and I_{drv} become an identical value. Namely, the drive current I_{drv} flowing through the OLED becomes

15 accurately identical to the signal current I_w without being affected by variations in the characteristics of the TFT. Therefore, as a result, the light emitting brightness of the OLED can be accurately controlled. The above description is just one example. As will be

20 explained below by giving embodiments, the ratio of I_w

25

and I_{drv} can be freely determined according to how $W1$, $W2$, $L1$, and $L2$ are set. Alternatively, it is also possible to use the same TFT for the TFT1 and TFT2.

In this way, according to the present invention, the correct current can be passed through the OLED without being affected by variations in the characteristics of the TFT. Further, according to equation (6), there is the large advantage of the simple proportional relationship between I_w and I_{drv} . Namely, in the conventional example of Fig. 1, as shown in equation (1), V_w and I_{drv} are nonlinear and are affected by variations in the characteristics of the TFT, so the control of the voltage at the drive side becomes complex. Further, it is seen that the carrier mobility μ among the characteristics of the TFT shown in equation (1) fluctuates according to the temperature. In this case, in the conventional example, according to equation (1), I_{drv} , and accordingly the light emitting brightness of the OLED, changes, but according to the present invention, such a worry does not exist. The value of I_{drv} given by equation (6) can be stably supplied to the OLED.

In equation (4), it was assumed that the TFT2 operated in the saturated region, but the present invention is effective in also a case where the TFT2 operates in a linear region. Namely, where the TFT2

operates in the linear region, I_{drw} is given by the following equation:

$$I_{drv} = \mu_2 \cdot C_{ox2} \cdot W_2 / L_2 \cdot \{ (V_{gs} - V_{th2}) V_{ds2} - V_{ds2}^2 / 2 \}$$

(7)

5 V_{ds2} is the voltage between the drain and source of TFT2. Here, when assuming that TFT1 and TFT2 are arranged close and as a result $V_{th1} = V_{th2} = V_{th}$ stands, V_{gs} and V_{th} can be deleted from equation (3) and equation (7) and the following equation is obtained:

10 $I_{drv} = \mu_2 \cdot C_{ox2} \cdot W_2 / L_2 \cdot \{ (2I_w \cdot L_1 / \mu_1 \cdot C_{ox1} \cdot W_1)^{1/2} V_{ds2} - V_{ds2}^2 / 2 \}$

(8)

In this case, the relationship between I_w and I_{drv} does not become a simple proportional relationship as in equation (6), but V_{th} is not contained in equation (8).

15 Therefore, it is seen that the relationship of I_w and I_{drv} is not affected by the variation of V_{th} (variation in a screen or variation for every manufacturing lot). Namely, by writing the predetermined I_w without being affected by variation of the V_{th} , the intended I_{drv} can

20 be obtained. Note, where μ and C_{ox} vary in the screen, due to these values, even if a specific I_w is given to the data line, the value of I_{drv} determined from equation (8) will vary. Therefore desirably the TFT2 operates in the saturated region as mentioned before.

25 Further, more preferably the TFT3 and the TFT4 are

controlled by different scanning lines, and the TFT4 is brought to the off state preceding the TFT3 at the end of the write operation. In the pixel circuit according to the present invention, the TFT3 and the TFT4 do not have to be the same conductivity type. The pixel circuit may be configured so that the TFT3 and the TFT4 are an identical or different conductivity types, the gates of them controlled by different scanning lines, and the TFT4 brought to the off state preceding to the TFT3 at the end of the write operation.

Further, when the TFT3 and the TFT4 are controlled by different scanning lines, after the end of the write operation, the TFT4 may be brought to the on state by the operation of the scanning line, and the pixels extinguished in units of the scanning lines. This is because, the gate and the drain of the TFT1 and the gate of the TFT2 are connected, so the gate voltage of the TFT2 becomes the threshold value of the TFT1 (this is almost equal to the threshold value of the TFT2), and both of the TFT1 and TFT2 become the off state.

In this way, by changing the timing of the extinguishing signal, it is possible to conveniently and freely change the brightness of the display device. If the second scanning line is divided into colors of R, G, and B and separately controlled, adjustment of the color

balance is also easy.

Further, where it is desired to obtain the same time average brightness, the drive current of a light emitting element OLED can be made larger by reducing the ratio of
5 the light emitting period (duty).

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a circuit diagram of an example of a conventional pixel circuit.

10 Figure 2 is a block diagram of an example of the configuration of a conventional display device.

Figure 3 is a sectional view of an example of the configuration of a conventional display device.

15 Figure 4 is a sectional view of another example of the configuration of a conventional display device.

Figure 5 is a circuit diagram of an embodiment of a pixel circuit according to the present invention.

Figure 6 is a waveform diagram of an example of waveforms of signals in the embodiment of Fig. 5.

20 Figure 7 is a block diagram of an example of the configuration of a display device using a pixel circuit according to the embodiment of Fig. 5.

Figure 8 is a circuit diagram of a modification of the embodiment of Fig. 5.

25 Figure 9 is a circuit diagram of another embodiment

of a pixel circuit according to the present invention.

Figure 10 is a waveform diagram of an example of the waveforms of signals in the embodiment of Fig. 9.

Figure 11 is a circuit diagram of a modification of
5 the embodiment of Fig. 9.

Figure 12 is a circuit diagram of a modification of the embodiment of Fig. 9.

Figure 13 is a circuit diagram of a modification of the embodiment of Fig. 9.

10 Figure 14 is a circuit diagram of a modification of the embodiment of Fig. 9.

Figure 15 is a circuit diagram of another embodiment of the pixel circuit according to the present invention.

15 Figure 16 is a circuit diagram of a modification of the embodiment of Fig. 15.

Figure 17 is a circuit diagram of a modification of the embodiment of Fig. 15.

Figure 18 is a circuit diagram of another embodiment of the pixel circuit according to the present invention.

20 Figure 19 is a circuit diagram of a modification of the embodiment of Fig. 18.

Figure 20 is a view for explaining a case where the pixels are extinguished in units of scanning lines in the circuit of Fig. 19.

25 Figure 21 is a circuit diagram of a modification of

the embodiment of Fig. 19.

Figure 22 is a circuit diagram of a modification of the embodiment of Fig. 19.

Figure 23 is a diagram of characteristics of
5 currents flowing through conversion use transistors of the circuit of Fig. 22 and the conventional circuit.

Figure 24 is a circuit diagram of a modification of the embodiment of Fig. 19.

Figure 25 is a view of data line potentials of the
10 circuit of Fig. 23 and the conventional circuit.

Figure 26 is a circuit diagram of another embodiment of the pixel circuit according to the present invention.

Figure 27 is a circuit diagram of another embodiment of the pixel circuit according to the present invention.

15

BEST MODE FOR CARRYING OUT THE INVENTION

Below, embodiments of the present invention will be explained by referring to the attached drawings.

Figure 5 shows an example of a pixel circuit
20 according to the present invention. This circuit comprises, other than the conversion use transistor TFT1 with the signal current flowing therethrough and the drive use transistor TFT2 for controlling the drive current flowing through a light emitting element made of
25 an organic EL element or the like, a fetch use transistor

TFT3 for connecting or disconnecting the pixel circuit and the data line DATA by the control of a first scanning line SCAN-A, a switch use transistor TFT4 for short-circuiting the gate and the drain of the TFT1 during the writing period by the control of a second scanning line SCAN-B, a capacitor C for holding the voltage between the gate and source of the TFT1 even after the end of the writing, and the light emitting element OLED. In Fig. 5, TFT3 is configured by a PMOS, and the other transistors are configured by NMOSs, but this is one example. The invention does not always have to be this way. The capacitor C is connected to the gate of the TFT1 at its one terminal, and connected to the GND (ground potential) at its other terminal, but this is not limited to GND. Any constant potential is possible. The anode of the OLED is connected to the positive power supply potential Vdd.

Basically, the display device according to the present invention is provided with a scanning line drive circuit for successively selecting scanning lines SCAN-A and SCAN-B, a data line drive circuit including a current source CS for generating a signal current I_w having a current level in accordance with the brightness information and successively supplying the same to the data lines DATA, and a plurality of pixels arranged at intersecting portions of the scanning lines SCAN-A and

SCAN-B and data lines DATA and including current drive type light emitting elements OLED emitting light by receiving the supply of the drive current. As the characterizing feature, each pixel shown in Fig. 5

5 comprises a receiving part for fetching the signal current I_w from the data line DATA when the scanning line SCAN-A is selected, a converting part for once converting the current level of the fetched signal current I_w to the voltage level and holding the same, and a drive part for

10 passing the drive current having the current level in accordance with the held voltage level through the light emitting element OLED. Specifically, the converting part includes a conversion use thin film transistor TFT1 provided with a gate, source, drain, and channel and the

15 capacitor C connected to the gate. The conversion use thin film transistor TFT1 generates a converted voltage level at the gate by passing the signal current I_w fetched by the receiving part through the channel, while the capacitor C holds the voltage level created at the

20 gate. Further, the converting part includes the switch use thin film transistor TFT4 inserted between the drain and gate of the conversion use thin film transistor TFT1. The switch use thin film transistor TFT4 becomes

25 conductive when converting the current level of the signal current I_w to the voltage level, electrically

connects the drain and gate of the conversion use thin film transistor TFT1, and creates the voltage level with reference to the source at the gate of the TFT1. Further, the switch use thin film transistor TFT4 is cut off when
5 the capacitor C holds the voltage level and separates the gate of the conversion use thin film transistor TFT1 and the capacitor C connected to this from the drain of the TFT1.

Further, the drive part includes a drive use thin film transistor TFT2 provided with a gate, drain, source, and channel. The drive use thin film transistor TFT2 receives the voltage level held at the capacitor C at its gate and passes a drive current having a current level in accordance with that via the channel to the light
10 emitting element OLED. A current mirror circuit is configured by direct connection of the gate of the conversion use thin film transistor TFT1 and the gate of the drive use thin film transistor TFT2, whereby a proportional relationship is exhibited between the
15 current level of the signal current I_w and the current level of the drive current. The drive use thin film transistor TFT2 is formed in the vicinity of the corresponding conversion use thin film transistor TFT1 inside the pixel and has an equivalent threshold voltage
20 to that of the conversion use thin film transistor TFT1.
25

The drive use thin film transistor TFT2 operates in the saturated region and passes a drive current in accordance with the difference between the level of the voltage applied to the gate thereof and the threshold voltage to the light emitting element OLED.

The driving method of the present pixel circuit is as follows. The drive waveforms are shown in Fig. 6.

First, at the time of writing, the first scanning line SCAN-A and the second scanning line SCAN-B are brought into the selected state. In the example of Fig. 6, the first scanning line SCAN-A is set at a low level, and the second scanning line SCAN-B is set at a high level. By connecting the current source CS to the data line DATA in a state where both scanning lines are selected, the

signal current I_w in accordance with the brightness information flows through the TFT1. The current source CS is a variable current source controlled in accordance with the brightness information. At this time, the gate and the drain of the TFT1 are short-circuited by the

TFT4, and therefore equation (5) stands, and the TFT1 operates in the saturated region. Accordingly, between the gate and the source thereof, a voltage V_{gs} given by equation (3) is created. Next, the first scanning line SCAN-A and the second scanning line SCAN-B are brought to

the unselected state. In more detail, first the second

scanning line SCAN-B is set at a low level and the TFT4 is brought into an off state. By this, V_{gs} is held by the capacity C. Next, by setting the first scanning line SCAN-A at a high level and bringing it to the off state, the pixel circuit and the data line DATA are electrically cut off, and therefore, the writing to the other pixel can be carried out via the data line DATA thereafter. Here, the data output by the current source CS as the current level of the signal current must be effective at the point of time when the second scanning line SCAN-B becomes unselected, but after that, may be set at any level (for example the write data of the next pixel). The gate and the source of the TFT2 are commonly connected together with the TFT1. Further, the two are formed close inside a small pixel. Therefore, if the TFT2 operates in the saturated region, the current flowing through the TFT2 is given by equation (4). This becomes the drive current I_{drv} flowing through the light emitting element OLED. In order to operate the TFT2 in the saturated region, a sufficient positive potential may be given to the V_{dd} so that equation (5) still stands even if a voltage drop at the light emitting element OLED is considered.

According to the above drive, the current I_{drv} flowing through the light emitting element OLED is given

by the previous equation (6):

$$I_{drv} = (W2/L2)/(W1/L1) \cdot I_w$$

and a value correctly proportional to I_w without being affected by variations in the characteristics of the TFT

5 is obtained. The proportional constant $(W2/L2)/(W1/L1)$ can be set to a proper value by considering various circumstances. For example, where assuming that the value of the current to be passed through the light emitting element OLED of one pixel is a relatively small value,
10 for example 10 nA, as the actual problem, it is sometimes difficult to correctly supply such a small current value as the signal current I_w . In such a case, if a design is made so that $(W2/L2)/(W1/L1) = 1/100$ stands, I_w becomes 1 μ A from equation (6) and the current write operation
15 becomes easy.

In the above example, it was assumed that the TFT2 operated in the saturated region, but the present invention is effective even in the case where the TFT2 operates in the linear region as mentioned before.

20 Namely, where the TFT2 operates in the linear region, the current I_{drv} flowing through the light emitting element OLED is given by the above equation (8):

$$I_{drv} = \mu_2 \cdot C_{ox2} \cdot W2/L2 \cdot \{ (2I_w \cdot L1/\mu_1 \cdot C_{ox1} \cdot W1)^{1/2} V_{ds2} - V_{ds2}^2/2 \}$$

25 In the above equation, V_{ds2} is determined by

current-voltage characteristics of the light emitting element OLED and the current I_{drv} flowing through the light emitting element OLED. When the potential of V_{dd} and the characteristics of the light emitting element OLED are given, it is a function of only I_{drv} . In this case, the relationship between I_w and I_{drv} does not become the simple proportional relationship as in equation (6), but if I_w is given, the I_{drv} satisfying equation (8) becomes the drive current flowing through the OLED. V_{th} is not contained in equation (8), therefore it is seen that the relationship between I_w and I_{drv} is not affected by the variation of V_{th} (variation for every pixel in the screen or variation for every manufacturing lot). Namely, by writing the predetermined I_w without being affected by variation in the V_{th} , the intended I_{drv} can be obtained. In this way, when the TFT2 operates in the linear region, the voltage between the drain and the source of the TFT2 becomes small in comparison with the case where it operates in the saturated region, therefore a low power consumption can be realized.

Figure 7 shows an example of the display device configured by arranging the pixel circuits of Fig. 5 in the matrix state. The operation thereof will be explained below. First, a vertical start pulse (VSP) is input to a scanning line drive circuit A21 including the shift

register and a scanning line drive circuit B23 similarly including the shift register. After receiving VSP, the scanning line drive circuit A21 and scanning line drive circuit B23 successively select first scanning lines

5 SCAN-A1 to SCAN-AN and second scanning lines SCAN-B1 to SCAN-BN synchronous to the vertical clocks (VCKA, VCKB). The current source CS is provided in the data line drive circuit 22 corresponding to each data line DATA and drives the data line at a current level in accordance

10 with the brightness information. The current source CS comprises an illustrated voltage/current conversion circuit and outputs the signal current in accordance with the voltage representing the brightness information. The signal current flows through the pixel on the selected

15 scanning line, and the current is written in units of the scanning lines. Each pixel starts to emit light with an intensity in accordance with its current level. Note, VCKA is slightly delayed relative to VCKB by a delay circuit 24. By this, as shown in Fig. 6, SCAN-B becomes

20 unselected preceding SCAN-A.

Figure 8 is a modification of the pixel circuit of Fig. 5. This circuit gives a double gate configuration wherein two transistors TFT2a and TFT2b are connected in series to the TFT2 in Fig. 5 and imparts a double gate

25 configuration wherein two transistors TFT4a and TFT4b are

connected in series to the TFT4 in Fig. 5. The gates of the TFT2a and TFT2b and the gates of the TFT4a and TFT4b are commonly connected, therefore basically they perform a similar operation to that of single transistors. As a result, also the pixel circuit of Fig. 8 performs a similar operation to that of the pixel circuit of Fig. 5. With a single transistor, particularly TFT, there is a case where the leakage current at the off time becomes large according to a certain defect or the like. For this reason, when it is intended to suppress the leakage current, preferably a redundant configuration of connecting a plurality of transistors in series is employed. This is because, when employing this, even if there is a leakage in one transistor, if the leakage of the other transistor is small, the leakage as a whole can be suppressed. When employing the configuration such as TFT2a and TFT2b of Fig. 8, due to the small leakage current, there arises a merit that the quality of the black level of the display becomes good when the brightness is zero (current zero). Further, when employing the configuration such as TFT4a and TFT4b, there arises a merit that the brightness information written in the capacitor C can be stably held. For these, similarly, it is also possible to configure three or more transistors in series. As described above, in the present

modification, the receiving part, converting part, and the drive part configure the current circuit combining a plurality of thin film transistors TFT. One or more thin film transistors (TFT) have the double gate structure for suppressing the current leakage in the current circuit.

Figure 9 shows another embodiment of the pixel circuit according to the present invention. The characterizing feature of this circuit resides in that the transistor TFT1 with the signal current I_w flowing therethrough per se controls the current I_{drv} flowing through the light emitting element OLED. In the pixel circuit shown in Fig. 5 mentioned before, when the characteristics of TFT1 and TFT2 (V_{th} , μ or the like) are slightly different from each other, equation (6) does not correctly stand, and there is a possibility such that I_w and I_{drv} are not correctly proportional, but in the pixel circuit of Fig. 9, such a problem does not occur in principle. The pixel circuit of Fig. 9 is provided with, other than the TFT1, a transistor TFT3 for connecting or disconnecting the pixel circuit and the data line DATA by the control of the first scanning line SCAN-A, a transistor TFT4 for short-circuiting the gate and the drain of the TFT1 during the writing period by the control of the second scanning line SCAN-B, a capacitor C for holding the voltage between the gate and source of

the TFT1 even after the end of the writing, and a light emitting element OLED made of the organic EL element. The holding capacitor C is connected to the gate of the TFT1 at its one terminal and connected to the GND (ground potential) at its other terminal, but this is not limited to GND. Any constant potential is possible. The anode of the light emitting element OLED is connected to the anode line A arranged in units of the scanning lines. The TFT3 is configured by a PMOS, and the other transistors are configured by NMOSs, but this is one example. The invention does not always have to be this way.

As described above, in the present embodiment, the drive part of the pixel circuit shares the conversion use thin film transistor TFT1 in a time division manner together with the conversion part. Namely, the drive part separates the conversion use thin film transistor TFT1 from the receiving part after completing the conversion of the signal current I_w and uses the same for drive and passes the drive current to the light emitting element OLED through the channel in the state where the held voltage level is applied to the gate of the conversion use thin film transistor TFT1. Further, the drive part has a controlling means for cutting off the unnecessary current flowing through the light emitting element OLED via the conversion use thin film transistor TFT1 at times

other than the drive. In the case of the present example,
the controlling means controls the voltage between
terminals of the two terminal type light emitting
elements OLED having the rectification function by the
5 anode line A and cuts off the unnecessary current.

The driving method of this circuit is as follows.
The drive waveform is shown in Fig. 10. First, the first
scanning line SCAN-A and the second scanning line SCAN-B
are brought to the selected state at the time of writing.
10 In the example of Fig. 10, the first scanning line SCAN-A
is set at a low level, and the second scanning line SCAN-
B is set at a high level. Here, the current source CS of
the current value I_w is connected to the data line DATA,
but in order to prevent the I_w from flowing via the light
15 emitting element OLED, the anode line A of the light
emitting element OLED is set at low level (for example
GND or negative potential) so that the light emitting
element OLED becomes the off state. By this, the signal
current I_w flows through the TFT1. At this time, the gate
20 and the drain of the TFT1 are electrically short-
circuited by the TFT4, therefore equation (5) stands, and
the TFT1 operates in the saturated region. Accordingly,
the voltage V_{gs} given by equation (3) is created between
the gate and the source thereof. Next, the first scanning
25 line SCAN-A and the second scanning line SCAN-B are

brought to the unselected state. In more detail, first, the second scanning line SCAN-B is brought to the low level and the TFT4 is brought to the off state. By this, the Vgs created in the TFT1 is held at the capacity C.

5 Next, by setting the SCAN-A at the high level and bringing the TFT3 to the off state, the pixel circuit and the data line DATA are electrically cut off, and therefore the writing to another pixel can be carried out via the data line DATA after that. Here, the data
10 supplied by the current source CS as the signal current I_w must be valid at a point of time when the second scanning line SCAN-B becomes unselected, but may be set at any value (for example write data of the next pixel) after that. Then, the anode line A is brought to the high
15 level. The Vgs of the TFT1 is held by the capacitor C, therefore if the TFT1 operates in the saturated region, the current flowing through the TFT1 coincides with I_w in equation (3). This becomes the drive current I_{drv} flowing through the light emitting element OLED. That is, the
20 signal current I_w coincides with the drive current I_{drv} of the light emitting element OLED. In order to operate the TFT1 in the saturated region, a sufficient positive potential may be given to the anode line A so that equation (5) still stands even if the voltage drop at the
25 light emitting element OLED is considered. According to

the above drive, the current I_{drv} flowing through the light emitting element OLED correctly coincides with I_w without being affected by variations in the characteristics of the TFT.

5 Figure 11 is a modification of the pixel circuit shown in Fig. 9. In Fig. 11, there is no anode line as in Fig. 9. The anode of the light emitting element OLED is connected to the constant positive potential V_{dd} , while a P-channel transistor TFT5 is inserted between the drain
10 of the TFT1 and the cathode of the light emitting element OLED. The gate of the TFT5 is controlled by the drive line drv arranged in units of the scanning lines. The object of insertion of TFT5 is prevention of the flow of the signal current I_w via the light emitting element OLED
15 by setting the drive line drv at a high level and bringing the TFT5 to the off state at the time of writing data. After the writing is ended, the drv is brought to the low level, the TFT5 is brought to the on state, and the drive current I_{drv} flows through the light emitting
20 element OLED. The rest of the operation is similar to that of the circuit of Fig. 9.

The present example includes the TFT5 connected to the light emitting element OLED in series and can cut off the current flowing to the light emitting element OLED in
25 accordance with the control signal given to the TFT5. The

control signal is given to the gate of the TFT5 included in each pixel on the identical scanning line via the drive line drv provided in parallel to the scanning line SCAN. In the present example, the TFT5 is inserted

5 between the light emitting element OLED and the TFT1, and the current flowing through the light emitting element OLED can be turned on or off by the control of the gate potential of the TFT5. According to the present example, the emission of light of each pixel is achieved for the
10 amount of time where the TFT5 is on by a light emission control signal. When defining the on time as τ and the time of one frame as T , the ratio in time when the pixel is emitting light, that is, the duty, becomes approximately τ/T . A time average brightness of the light
15 emitting element changes in proportional to this duty. Accordingly, by changing the on time τ by controlling the TFT5, it is also possible to variably adjust the screen brightness of the EL display conveniently and in a wide range.

20 As described above, in the present example, the controlling means comprises the control use thin film transistor TFT5 inserted between the conversion use thin film transistor TFT1 and the light emitting element OLED. The control use thin film transistor TFT5 becomes
25 nonconductive and separates the conversion use thin film

transistor TFT1 and the light emitting element OLED when the light emitting element OLED is not driven and switches to the conductive state at the time of drive. Further, this controlling means can control the

5 brightness of each pixel by controlling the ratio between the off time for which the drive current is cut off and the light emitting element OLED is placed in the non-light emitting state when the OLED is not to be driven and the on time for which the drive current is passed and
10 the light emitting element OLED is placed in the light emitting state when the OLED is to be driven. According to the present example, before the brightness information of the next scanning line cycle (frame) is newly written after writing the brightness information into the pixels
15 in units of the scanning lines, the display device can extinguish the light emitting elements contained in the pixels in units of the scanning lines together. This means that the time from the lighting to the extinguishing of the light emitting elements after the
20 writing of the brightness information can be adjusted. Namely, it means that the ratio (duty) of the light emitting time in one scanning line cycle can be adjusted. The adjustment of the light emitting time (duty) corresponds to the adjustment of the drive current
25 supplied to each light emitting element. Accordingly, it

is possible to adjust the display brightness conveniently and freely by adjusting the duty. A further important point resides in that the drive current can be equivalently made large by adequately setting the duty.

5 For example, when the duty is set at $1/10$, even if the drive current is increased to 10 times, an equivalent brightness is obtained. If the drive current is made 10 times large, also the signal current corresponding to this can be made 10 times larger, and therefore it is not
10 necessary to handle a weak current level.

Figure 12 is another modification of the pixel circuit shown in Fig. 9. In Fig. 12, a TFT6 is inserted between the drain of the TFT1 and the cathode of the light emitting element OLED, a TFT7 is connected between
15 the gate and the drain of the TFT6, and the gate thereof is controlled by the second scanning line SCAN-B. An auxiliary capacity C2 is connected between the source of the TFT7 and the GND potential. The driving method of this circuit is basically the same as the case of the
20 pixel circuit of Fig. 9, but will be explained below.

Note that, the drive waveform is similar to that of the case of Fig. 10. First, at the time of writing, when the first scanning line SCAN-A and the second scanning line SCAN-B are brought to the selected state in the state
25 where the anode line A arranged in units of the scanning

lines is brought to the low level (for example GND or negative potential) and the current is prevented from flowing through the OLED, the signal current I_w flows through the TFT1 and TFT6. Since the gates and the

5 sources are short-circuited by the TFT4 and TFT7, the two TFTs operate in the saturated region. Next, the first scanning line SCAN-A and second scanning line SCAN-B are brought to the unselected state. By this, the V_{gs} previously created in the TFT1 and the TFT6 are held by

10 the capacitor C and the auxiliary capacitor C2. Next, by bringing the first scanning line SCAN-A to the off state, the pixel circuit and the data line DATA are electrically cut off, therefore the writing to another pixel can be carried out via the data line DATA after that. Then, the

15 anode line A is set at a high level. Since the V_{gs} of the TFT1 is held by the capacitor C, if the TFT1 operates in the saturated region, the current flowing through the TFT1 coincides with I_w of equation (3). This becomes the current I_{drv} flowing through the light emitting element

20 OLED. That is, the signal current I_w coincides with the drive current I_{drv} of the light emitting element OLED.

Here, an explanation will be made of the function of the TFT6. In the pixel circuit of Fig. 9, as mentioned before, both of the signal current I_w and the drive

25 current of the light emitting element OLED are determined

by the TFT1, therefore $I_w = I_{drv}$ stood by equation (3) and equation (4). Note, this is true when assuming a case where the current I_{ds} flowing through the TFT1 is given by equation (1) in the saturated region, that is, I_{ds} does not depend on the voltage V_{ds} between the drain and the source. Nevertheless, in an actual transistor, even if V_{gs} is constant, the larger V_{ds} , the larger I_{ds} in a certain case. This is due to the so-called short channel effect where a pinchoff point in the vicinity of the drain moves to the source by an increase of the V_{ds} , and an effective channel length is reduced, or a so-called back gate effect where the potential of the drain exerts an influence upon the channel potential, and the conduction rate of the channel changes, and so on. In this case, the current I_{ds} flowing through the transistor becomes for example as in the following equation.

$$I_{ds} = \mu \cdot C_{ox} \cdot W/L/2 (V_{gs} - V_{th})^2 \cdot (1 + \lambda \cdot V_{ds})$$

(9)

Accordingly, I_{ds} will depend on V_{ds} . Here, λ is a positive constant. In this case, in the circuit of Fig. 9, I_w does not coincide with I_{drv} unless V_{ds} is not identical between the time of the writing and the time of the drive.

As opposed to this, the operation of the circuit of Fig. 12 will be considered. When paying attention to the

operation of the TFT6 of Fig. 12, the drain potential thereof is not generally identical between the time of the writing and the time of the drive. For example, where the drain potential at the time of the drive is higher, the Vds of the TFT6 becomes larger. When inserting this in equation (9), even if Vgs is constant between the time of the writing and the time of the drive, Ids is increased at the time of the drive. In other words, Idrv becomes bigger than Iw, and the two do not coincide.

However, the Idrv flows through the TFT1, therefore, in that case, the voltage drop at the TFT1 becomes large and the drain potential thereof (source potential of the TFT6) rises. As a result, Vgs of the TFT6 becomes small. This acts in a direction reducing the Idrv. As a result, the drain potential of the TFT1 (source potential of the TFT6) cannot largely fluctuate. When paying attention to the TFT1, it is seen that Ids does not largely change between the time of the writing and the time of the drive. Namely, Iw and Idrv will coincide with a remarkably high precision. In order to perform this operation better, it is good if the dependency of Ids with respect to Vds is made small in both of the TFT1 and TFT6, therefore desirably both transistors are operated in the saturated region. At the time of writing, the gate and the drain are short-circuited in both of the TFT1 and

TFT6. Therefore, regardless of the brightness data written, the two operate in the saturated region. In order to operate them also at the drive, a sufficient positive potential may be given to the anode line A so
5 that the TFT6 still operates in the saturated region even if the voltage drop at the light emitting element OLED is considered. By this drive, the current I_{drv} flowing through the light emitting element OLED more correctly coincides with the I_w than the embodiment of Fig. 9
10 without being affected by variations in the characteristics of the TFT. As described above, the drive part of the present example has TFT6, TFT7, and C2 as potential fixing means for fixing the potential of the drain with reference to the source of the conversion use
15 thin film transistor TFT1 for stabilizing the current level of the drive current flowing to the light emitting element OLED through the conversion use thin film transistor TFT1.

Figure 13 is another embodiment of the pixel circuit
20 according to the present invention. The characterizing feature of this pixel circuit resides in that, in the same way as Fig. 9, Fig. 11, and Fig. 12, the transistor TFT1 per se with the signal current I_w flowing therethrough controls the current I_{drv} flowing through
25 the light emitting element OLED, but in Fig. 13, the

light emitting element OLED is connected to the source side of the TFT1. Namely, the drive part of the present pixel circuit includes the thin film transistor TFT1 provided with the gate, drain, and the source and passes
5 the drive current passing between the drain and the source to the light emitting element OLED in accordance with the level of the voltage applied to the gate. The light emitting element OLED is a two-terminal type having an anode and a cathode, and the anode is connected to the
10 source. On the other hand, the drive part of the pixel circuit shown in Fig. 9 includes the thin film transistor provided with the gate, drain, and the source and passes the drive current passing between the drain and the source to the light emitting element in accordance with
15 the level of the voltage applied to the gate. The light emitting element is the two-terminal type having an anode and a cathode, and the cathode is connected to the drain.

The pixel circuit of the present example comprises, other than the TFT1, a transistor TFT3 for connecting or
20 cutting off the pixel circuit and the data line DATA by the control of the first scanning line SCAN-A, a transistor TFT4 for short-circuiting the gate and the drain of the TFT1 during the writing period by the control of the second scanning line SCAN-B, a capacitor C
25 for holding the gate potential of the TFT1 even after the

end of the writing, a P-channel transistor TFT5 inserted between the drain of the TFT1 and the power supply potential Vdd, and the light emitting element OLED. In Fig. 13, one terminal of the capacitor C is connected to the GND, and the Vgs of the TFT1 is held at schematically the same value between the time of the writing and the time of the drive. Note that, the gate of the TFT5 is controlled by the drive line drv. The object of the insertion of the TFT5 is to bring the TFT5 into the off state by setting the drive line drv at the high level at the time of writing data and pass all of the signal current Iw through the TFT1. After the writing is ended, the drv is brought to the low level, the TFT5 is brought to the on state, and the drive current Idrv is passed through the light emitting element OLED. In this way, the driving method is similar to that of the circuit of Fig. 11.

Figure 14 is a modification of the pixel circuit shown in Fig. 13. In Fig. 13 and Fig. 14, the difference resides in that one terminal of the capacitor C is connected to the GND in Fig. 13, but is connected to the source of the TFT1 in Fig. 14, but in both cases, there is no functional difference in the point that the Vgs of the TFT1 is held at schematically the same value between the time of the writing and the time of the drive.

Figure 15 is a more developed example of the pixel circuit shown in Fig. 5. The present pixel circuit includes an adjusting means for downwardly adjusting the voltage level held by the converting part and supplying
5 the same to the drive part to tighten the black level of the brightness of each pixel. Concretely, the drive part includes a thin film transistor TFT2 having a gate, drain, and source and an adjusting means provided with a constant voltage source E for raising the bottom of the
10 voltage between the gate and the source of the thin film transistor TFT2 and downwardly adjusting the level of the voltage applied to the gate. Namely, it tightens the black level by connecting the source of the TFT2 to the potential E slightly higher than the source potential of
15 the TFT1.

Figure 16 is a modification of the pixel circuit shown in Fig. 15. In the present example, the adjusting procedure is comprised by an additional capacitor C2 connected to the gate of the thin film transistor TFT2
20 and the second scanning line SCAN-B and downwardly adjusts the voltage level to be held at the capacitor C for applying the same to the gate of the thin film transistor TFT2. Namely, when switching the second scanning line SCAN-B to the low level and bringing it to
25 the unselected state, the gate potential of the TFT2 can

be slightly lowered by the function of the capacitor C2.
As described above, in the present display device, the
scanning line SCAN-A for selecting the pixel and the data
line DATA giving the brightness information for driving
5 the pixel are arranged in the matrix state. Each pixel
includes the light emitting element OLED having the
brightness changing according to the amount of the
supplied current, the writing means (TFT1, TFT3, C)
controlled by the scanning line SCAN-A and writing the
10 brightness information given from the data line DATA to
the pixel, and the driving means (TFT2) for controlling
the amount of the current supplied to the light emitting
element OLED in accordance with the written brightness
information. The brightness information is written into
15 each pixel by applying the electric signal I_w in
accordance with the brightness information to the data
line DATA in the state where the scanning line SCAN A is
selected. The brightness information written in each
pixel is held at each pixel even after the scanning line
20 SCAN-A becomes unselected. The light emitting element
OLED of each pixel includes the adjusting means (C2)
capable of maintaining the lighting with the brightness
in accordance with the held brightness information,
downwardly adjusting the brightness information written
25 by the writing means (TFT1, TFT3, C), and supplying the

same to the drive means (TFT2) and can tighten the black level of the brightness of each pixel.

Figure 17 is a modification of the pixel circuit shown in Fig. 15. In the present example, the adjusting procedure downwardly adjusts the level of the voltage to be applied to the gate of the TFT2 by adjusting the potential of one end of the capacitor C when holding the voltage level converted by the TFT1 at the capacitor C. Namely, by controlling the source potential control line S connected to one end of the capacitor C, the black level is tightened. This is because the gate potential of the TFT2 is slightly lowered by the function of the capacitor C when setting the potential control line S at a lower potential than that at the writing. The potential control line S is provided in units of the scanning lines and controlled. The potential control line S is brought to an "H" level during the writing and brought to an "L" level after the end of the writing. When defining an amplitude as ΔV_s and defining the capacity existing at the gate of the TFT2 (gate capacity, other parasitic capacity) as C_p , the gate potential of the TFT2 is lowered by exactly $\Delta V_g = \Delta V_s * C / (C + C_p)$, and V_{gs} becomes small. The absolute values of the H and L potentials can be freely set.

Figure 18 is another embodiment of the pixel circuit

according to the present invention. In the circuit of the present example, the fetch use thin film transistor TFT3 and the switch use thin film transistor TFT4 are configured as the identical conductivity type (PMOS in Fig. 18). Then, in the present example, as shown in Fig. 18, it is also possible to connect their gates to the common scanning line SCAN in the write operation and control them by the common signal. In the device display in this case, the scanning line drive circuit B23 in the display device shown in Fig. 7 is unnecessary.

Figure 19 is a modification of the pixel circuit shown in Fig. 18. In the present example, in the same way as the circuits shown in Fig. 5, Fig. 8, Fig. 9, and Fig. 11 to Fig. 17, the gates of the fetch use thin film transistor TFT3 and switch use thin film transistor TFT4 configured by the same conductivity type P-channel TFT are connected to different scanning lines, that is, the first scanning line SCAN-A and the second scanning line SCAN-B, and separately controlled. The reason why they are separately controlled in this way is that, if the TFT3 and the TFT4 are controlled by the common signal as in the example of Fig. 18, the following inconvenience sometimes occurs.

When the write operation with respect to the pixel on a certain scanning line is terminated, at the rise of

the level of the scanning line SCAN in the example of Fig. 18, the impedance of the TFT3 is inevitably increase and finally actually becomes infinitely large, that is, the off state. Accordingly, in this step, the potential of the data line DATA gradually rises, but at a point of time when it rises to a certain degree, the current source for driving the data line DATA loses the constant current property, and the current value is decreased.

As a concrete example, an example where the data line DATA is driven by a PNP transistor BIP1 as in Fig. 18 is considered. When the current flowing through the base is the constant value I_b and a current amplification rate of a transistor BIP1 is β , if a certain degree of the voltage (for example 1V) is applied between the collector and the emitter of the transistor BIP1, the transistor BIP1 operates as substantially a constant current source, and a current of a magnitude of $I_w = \beta I_b$ is supplied to the data line DATA. However, at the end of the write operation, when the impedance of the TFT3 rises, the potential of the data line rises, and when the transistor BIP1 enters into the saturated region, it loses the constant current property, and the drive current is decreased from βI_b . At this time, if the TFT4 is in the on state, this decreased value of the current flows through the TFT1, and the intended value of the

current will not be correctly written.

Accordingly, more desirably the TFT3 and the TFT4 are controlled by the different signal lines, that is, the first scanning line SCAN-A and the second scanning
5 line SCAN-B, and the TFT4 is brought to the off state preceding the TFT3 at the end of the write operation. In the pixel circuit according to the present invention, the TFT3 and the TFT4 do not have to be the same conductivity type as in the examples mentioned before. The pixel
10 circuit may be configured so that the TFT3 and the TFT4 are the identical or different conductivity types, their gates are controlled by the different scanning lines such as the SCAN-A and the SCAN-B, and the TFT4 is brought to the off state preceding the TFT3 at the end of the write
15 operation. This is true also for the examples explained before by referring to the drawings.

Further, when the TFT3 and the TFT4 are controlled by the different scanning lines SCAN-A and SCAN-B, after the end of the write operation, the TFT4 is brought to
20 the on state by the operation of the second scanning line SCAN-B, and the pixels can be extinguished in units of the scanning lines. This is because the gate and the drain of the TFT1 and the gate of the TFT2 are connected, so the gate voltage of the TFT2 becomes the threshold
25 value of the TFT1 (this is almost equal to the threshold

value of the TFT2), and both of the TFT1 and TFT2 become the off state. In the waveform of the second SCAN-B, as shown in Fig. 20(B), it is also possible to give a pulse-like extinguishing signal, or it is also possible to give a continuous extinguishing signal as SCAN-B' shown in Fig. 20(C).

In this way, by changing the timing of the extinguishing signal, it is possible to conveniently and freely change the brightness of the display device. If the second scanning line SCAN-B is divided for each of the colors of R, G, and B and they are separately controlled, the color balance can also be easily adjusted.

Further, when it is desired to obtain the same time average brightness, by reducing the ratio of the light emission period (duty), the drive current of the light emitting element OLED can be made large. This means that a write current larger by that amount is handled. Therefore, the realization of the write drive circuit to the data line DATA becomes easy, and also a write required time can be shortened. Further, by reducing the light emission duty to about 50% or less, the moving picture image quality is improved.

Further, in the same way as the circuits shown in Fig. 5, Fig. 8, Fig. 9, and Fig. 11 to Fig. 18, in the

circuit of Fig. 19, the fetch use thin film transistor TFT3 and the conversion use thin film transistor TFT1 are configured as different conductivity types. For example, where the conversion use thin film transistor TFT1 is the N-channel type, the fetch use thin film transistor TFT3 is configured as the P-channel type. This is for the following reason.

Namely, desirably the fluctuation of the potential of the data line is as small as possible when configuring the constant current drive circuit for driving the data line. This is because, as mentioned before, if the amount of fluctuation of the data line potential is wide, the constant current property is easily lost in the data line drive circuit. In addition, the amplitude of the scanning line SCAN-A for reliably turning on or off the TFT3 becomes large. This is disadvantageous in the point of the consumed power.

Accordingly, desirably the voltage drop of the route reaching the ground potential from the data line via the TFT3 and the TFT1 is small. Therefore, in contrast to the example of Fig. 19 wherein the TFT1 is an NMOS, the TFT3 is configured by a PMOS, and the voltage drop at the TFT3 is suppressed small. Namely, the voltage drop at the TFT3 becomes the maximum when the value of the write current I_w is the maximum. Therefore, in order to suppress the

amplitude of the data line small, the voltage drop at the TFT3 when the write current I_w is the maximum should be made small. In the example of Fig. 19, when the write current I_w is large, the potential of the data line rises in accordance with that, but the absolute value of the voltage between the gate and the source of the TFT3 is increased along with that and the impedance of the TFT3 is lowered. Contrary to this, if the TFT3 is an NMOS, the larger the write current I_w , the smaller the voltage between the gate and the source, the greater the impedance of the TFT3, and the more easily a rise of the data line potential is induced. Similarly, when the TFT1 is configured by a PMOS, the TFT3 is preferably configured by a NMOS.

Note that a practical configuration can be realized whether the conductivity type of the TFT4 is the same as or different from the TFT3, but if the TFT4 is given the same conductivity type as that of the TFT3, the first scanning line SCAN-A and the second scanning line SCAN-B are easily driven by the common potential, so this is more desirable.

Figure 21 is a modification of the pixel circuit shown in Fig. 19. The pixel circuit according to the present example is similar to the pixel circuit shown in Fig. 19 in terms of the equivalent circuit, but it is

different from the circuit of Fig. 19 in the point that the ratio W/L between the channel width (W) and the channel length (L) of the conversion use thin film transistor TFT1 is set larger than the W/L of the drive use thin film transistor TFT2. The reason for setting the W/L of the TFT1 larger than the W/L of the TFT2 in this way is for reliably ending the write operation. An explanation will be made of this below by giving specific figures.

As practical numbers, when the maximum brightness is 200 cd/m^2 , the size of the light emitting surface per pixel is $100 \mu\text{m} \times 100 \mu\text{m} = 1 \times 10^{-8} \text{ m}^2$, and the light emission efficiency is 2 cd/A , the drive current of the light emitting element OLED at the maximum brightness becomes $200 \times 1 \times 10^{-8} / 2 = 1 \mu\text{A}$. When it is intended to control 64 tones, the current value corresponding to the minimum tone becomes about $1 \mu\text{A} / 64 = 16 \text{ nA}$. It is extremely difficult to correctly supply such a small current value. Further, the TFT1 operates in the state of high impedance, therefore a long time is taken for stabilization of the state of the circuit due to an influence of a parasitic capacitance of the data line DATA, etc. The write operation sometimes cannot be terminated within the predetermined scanning line cycle.

As shown in Fig. 21, if W/L of TFT1 = 100/10 and W/L

of TFT2 = 5/20, the ratio of W/L becomes 40, the write current to be supplied to the data line DATA for obtaining the OLED drive current of 16 nA becomes $16 \text{ nA} \times 40 = 640 \text{ nA}$, which is a practical number, so the write operation can be reliably terminated. When the TFT1 and the TFT2 comprise a plurality of transistors, the above calculation naturally should be carried out by considering an effective W/L.

Figure 22 is a more developed example of the circuit shown in Fig. 19. In the present pixel circuit, a leak element LEK1 is connected between each data line DATA and the predetermined potential to try to speed up of black writing.

In the current write type pixel circuit, a case of writing "black" corresponds to a case where the write current is zero. At this time, when assuming that a "white" level, that is a relatively large current, is written into the data line in the scanning line cycle immediately before that and as a result the data line potential has become a relatively high level, a long time is necessary for writing "black" immediately after that. The writing of "black" means that initial charges stored in a capacitor Cd etc. of the data line are discharged, but when the data line potential is lowered and becomes in the vicinity of the threshold value of the TFT1, the

impedance of the TFT1 becomes high, and as indicated by a characteristic curve <1> in Fig. 23 showing the characteristic of the current flowing through the TFT1, theoretically the "black" writing is permanently not terminated. In actuality, the write operation is carried out in a finite time, therefore this appears as a so-called "black float" phenomenon where the "black" level is not completely achieved. This lowers the contrast of the image.

Therefore, in the circuit of Fig. 22, the leak element LEK1, concretely the NMOS transistor, is connected between the data line DATA and the ground potential GND, and a constant bias is given as V_g . By this, as indicated by a characteristic curve <2> in Fig. 22, the "black" writing is reliably terminated. As the leak element LEK1, also a simple resistor may be used, but in that case, when the data line potential rises at the "white" writing, the current flowing through the resistor is increased in proportion to that, and this induces the lowering of the current flowing through the TFT1 and the degradation of the power consumption. Contrary to this, if an NMOS is operated in the saturated region, a constant current operation is achieved, therefore such a bad influence can be suppressed small. Note that, it is also possible to comprise the leak

element by an TFT or comprise the same by an external part separately from the TFT process.

Figure 24 is a more developed example of the circuit shown in Fig. 19. In the present pixel circuit, an initial value setting element PRC1 is connected between each data line DATA and the predetermined potential, and the initial value of the data line is set preceding the write operation by the operation of that element to speed up the write operation.

In the current write type pixel, there is a case where a long time is required when writing gray near black. In Fig. 25, a case where the potential of the data line at the start of the write operation is 0V is shown. This can occur in the case where "black" is written in the scanning line cycle immediately before that, the case where the threshold value V_{th1} of the TFT1 of the written pixel is low, i.e. about 0V, or similarly the case of the black writing, and the case where the leak element for the countermeasure of black float is provided.

In the conventional circuit, gray near "black", that is, a very small current value, is written from 0V as the initial value, therefore a long time is taken for reaching the balance potential V_{BLA} . For example, as indicated by the characteristic curve <1> in Fig. 25, it can be also considered that the threshold value of the

TFT1 is not reached within the predetermined write time, but in this case, the TFT2 also becomes the off state, the gray cannot be correctly written, and the display image exhibits a so-called black crushed state.

5 In the circuit of Fig. 24, a PMOS transistor is connected between the data line and the power supply potential Vdd as the initial value setting (precharging) element PRC1, and the first pulse is given at the first writing cycle as the gate potential Vg. By this pulse
10 application, as indicated by the characteristic curve <2> in Fig. 25, the data line potential rises to the threshold value Vth1 of the TFT1 or more and converges thereafter at relatively a high speed toward the balance potential VBLA determined by a balance between the write
15 current Iw and the operation of the TFT inside the pixel, so correct writing of the brightness data at a high speed becomes possible. Note that, it is also possible to configure the precharge use element by a TFT or configure the same by an external part separately from the TFT
20 process.

Figure 26 is another embodiment of the pixel circuit according to the present invention. In this circuit, unlike the circuits of the examples mentioned before, the conductivity types of the TFT1 and the TFT2 are achieved
25 by the P-channel type (PMOS). Along with this, for the

above reason, the TFT3 is configured as the N-channel type (NMOS) as a conductivity type different from that of the TFT1. The TFT4 is configured as the N-channel type (NMOS) as the identical conductivity type to that of the TFT3 in consideration with the controllability.

In the circuit of Fig. 26, the two transistors TFT1 and TFT2 operate by equal gate-source voltages at the time of driving the light emitting element OLED, but the drain-source voltages are not always equal. In order to achieve a correct proportion between the write current I_w and the drive current of the light emitting element OLED, desirably the TFT2 is operated in the saturated region as previously mentioned. On the other hand, in the case of an NMOS, generally an LDD (lightly doped drain) structure is employed in order to improve the withstand voltage. This is because, in this case, the drain current is easily influenced by the drain-source voltage in the saturated region. In other words, the constant current property tends to be inferior to an PMOS due to a serial resistance component by the LDD.

Accordingly, preferably the conversion use thin film transistor TFT1 and the drive use thin film transistor TFT2 are configured by PMOSs.

The operation of this circuit is basically similar to that of the circuit of Fig. 5 etc. except for the

point that the polarities of the elements become reverse.

Figure 27 shows another embodiment of the pixel circuit according to the present invention. Unlike the circuits of the examples mentioned above, this circuit is configured so that, in place of connecting the switch use thin film transistor TFT4 between the drain and the gate of the conversion use thin film transistor TFT1, the drain and the gate of the TFT1 are directly connected, and the TFT4 is connected between a connection point of them and the connection point between the gate of the TFT2 and the capacitor.

Also in this circuit of Fig. 27, basically the operation the same way as that in the circuit of Fig. 5 etc. is possible. Further, also in this circuit, the TFT3 and the TFT4 may be identical or different conductivity types, the gates of them are controlled by different scanning lines such as the first scanning line SCAN-A and the second scanning line SCAN-B, and the TFT4 brought to the off state preceding the TFT3 at the end of the write operation. Further, as explained in relation to Fig. 21, in order to reliably terminate the write operation in the predetermined scanning line cycle, desirably the size (W/L) of the TFT1 is set larger than the size of the TFT2.

As described above, by the current drive circuit according to the present invention and the display device using the same, it is possible to pass a drive current I_{drv} correctly proportional (or corresponding) to the
5 signal current I_w from a data line through a current drive type light emitting element (organic EL element or the like) without being affected by variations in the characteristics of the active element (TFT etc.) By arranging a large number of pixel circuits including such
10 current drive circuits in a matrix, each pixel can be made to correctly emit light with the intended brightness. Therefore it is possible to provide a high quality active matrix type display device.

CLAIMS

1. A current drive circuit for supplying a drive current to a driven object, including:

a control line,

5 a signal line to which a signal current having a current level in accordance with information is supplied,

10 a receiving part for fetching the signal current from the signal line when the control line is selected,

a converting part for converting a current level of the fetched signal current to a voltage level and holding the same, and

15 a drive part for converting the held voltage signal to a current signal and outputting the drive current.

2. A drive current circuit as set forth in claim 1, wherein the converting part includes a conversion use transistor provided with a control terminal, a first
20 terminal, and a second terminal and a capacitor connected to the control terminal.

3. A current drive circuit as set forth in claim 2, wherein

25 the converting part includes a switch use transistor inserted between the first terminal and

control terminal of the conversion use transistor;

the switch use transistor becomes conductive when converting the current level of the signal current to the voltage level and electrically connects the first terminal and the control terminal of the conversion use transistor to create the voltage level with reference to the second terminal at the gate; and

the switch use transistor is cut off when the capacitor holds the voltage level and separates the control terminal of the conversion use transistor and the capacitor connected to this from the first terminal.

4. A current drive circuit as set forth in claim 1, wherein

the receiving part includes a fetch use insulating gate type field effect transistor having a control terminal, a first terminal, and a second terminal, the first terminal connected to a first terminal of the conversion use transistor, the second terminal connected to the signal line, and the control terminal connected to the control line and

the converting part includes a switch use transistor inserted between the first terminal and control terminal of the conversion use transistor.

5. A current drive circuit as set forth in claim 4, wherein the control terminal of the fetch use

transistor and the control terminal of the switch use transistor are connected to different control lines.

6. A current drive circuit as set forth in claim 4, wherein a conductivity type of the conversion use transistor and a conductivity type of the fetch use transistor are different.

7. A current drive circuit as set forth in claim 2, wherein

the drive part includes a drive use transistor provided with a control terminal, a first terminal, and a second terminal and

the drive use transistor receives a voltage level held at the capacitor at its control terminal and passes a drive current having a current level in accordance with the same.

8. A current drive circuit as set forth in claim 7, wherein the control terminal of the conversion use transistor and the control terminal of the drive use transistor are directly connected to configure a current mirror circuit and the current level of the signal current and the current level of the drive current become proportional.

9. A current drive circuit as set forth in claim 7, wherein the drive use transistor is formed in the vicinity of the conversion use transistor and has a equal

threshold voltage as the conversion use transistor.

10. A current drive circuit as set forth in claim 7, wherein the size of the conversion use transistor is set larger than the size of the drive use transistor.

5 11. A current drive circuit as set forth in claim 9, wherein the drive use transistor operates in the saturated region and passes a drive current corresponding to the difference between the voltage level applied to the gate and the threshold voltage.

10 12. A current drive circuit as set forth in claim 9, wherein the drive use transistor operates in the linear region.

13. A current drive circuit as set forth in claim 10, wherein the drive use transistor operates in the
15 linear region.

14. A current drive circuit as set forth in claim 2, wherein

the drive part shares the conversion use transistor together with the converting part in a time
20 division manner and

the drive part separates the conversion use transistor from the receiving part and uses the same for driving after the conversion of the signal current is completed and passes the drive current in a state where
25 the held voltage level is applied to the gate of the

conversion use transistor.

15. A current drive circuit as set forth in claim
14, wherein the drive part has a controlling means for
cutting off an unnecessary current via the conversion use
5 transistor at times other than the time of drive.

16. A current drive circuit as set forth in claim
15, wherein

the controlling means comprises a control use
transistor provided with a control terminal, a first
10 terminal, and a second terminal, the first terminal
connected to the conversion use transistor, and the
second terminal connected to the driven object and

said control use transistor becomes
nonconductive and separates the conversion use transistor
15 and the driven object in state when the driven object is
not driven and switches to the conductive state when the
driven object is driven.

17. A current drive circuit as set forth in claim
14, wherein the drive part has a potential fixing means
20 for fixing the potential of a drain with reference to a
source of the conversion use transistor so as to
stabilize the current level of the drive current flowing
through the conversion use transistor.

18. A current drive circuit as set forth in claim
25 1, wherein

the receiving part, converting part, and drive part configures a current circuit comprised of a plurality of transistors and

at least one transistor has a double-gate structure for suppressing current leakage in the current circuit.

19. A current drive circuit as set forth in claim 1, wherein a leak element is connected between said data line and a predetermined potential.

20. A current drive circuit as set forth in claim 1, wherein an initial value setting element for setting the data to an initial value is connected between said data line and a predetermined potential.

21. A current drive circuit as set forth in claim 7, wherein said drive use insulating gate type field effect transistor is a P-channel type.

22. A current drive circuit for supplying a drive current to a driven object, including:

at least one control line,
a signal line to which a signal current having a current level in accordance with information is supplied,

a conversion use insulating gate type field effect transistor with a source connected to a reference potential,

a fetch use insulating gate type field effect transistor connected between a drain of said conversion use insulating gate type field effect transistor and said signal line and having a gate connected to a said control
5 line,

a drive use insulating gate type field effect transistor connected between the reference potential and said driven object,

a capacitor having a first electrode connected
10 in common to a gate of said conversion use insulating gate type field effect transistor and a gate of said drive use insulating gate type field effect transistor and having a second electrode connected to the reference potential, and

15 a switch use insulating gate type field effect transistor connected between a gate and drain of said conversion use insulating gate type field effect transistor and having a gate connected to said control line.

20 23. A current drive circuit for supplying a drive current to a driven object, including:

at least one control line,

a signal line to which a signal current having a current level in accordance with information is
25 supplied,

a conversion use insulating gate type field effect transistor with a source connected to a reference potential,

5 a fetch use insulating gate type field effect transistor connected between a drain of said conversion use insulating gate type field effect transistor and said signal line and having a gate connected to said control line,

10 a drive use insulating gate type field effect transistor connected between the reference potential and said driven object,

15 a capacitor having a first electrode connected to a gate of said drive use insulating gate type field effect transistor and having a second electrode connected to a reference potential, and

20 a switch use insulating gate type field effect transistor connected between a gate of said conversion use insulating gate type field effect transistor and a connecting point of a gate of said drive use insulating gate type field effect transistor and a first electrode of said capacitor and having a gate connected to said control line.

24. A current drive circuit as set forth in claim 23, wherein a control terminal of said fetch use
25 insulating gate type field effect transistor and a

control terminal of said switch use insulating gate type field effect transistor are connected to different control lines.

25. A current drive circuit as set forth in claim 5 23, wherein a size of said conversion use transistor is set larger than a size of said drive use transistor.

26. A display device, comprising:

a scanning line,

a data line to which a signal in accordance 10 with brightness information is supplied, and

a pixel comprising a display element formed at an intersecting portion of said data line and said scanning line,

said pixel comprising

15 a receiving part for fetching the signal supplied to the data line when the scanning line is selected,

a converting and holding part for converting and holding the fetched signal, and

20 a drive part for converting the held signal and supplying it to said display element.

27. A display device as set forth in claim 26, wherein said fetched signal is a current, the signal held at said converting and holding part is a voltage, and the 25 signal supplied to said display element is a current.

28. A display device as set forth in claim 26,
wherein said converting and holding part comprises a
first transistor provided with a control terminal and a
capacitor connected to said control terminal.

5 29. A display device as set forth in claim 28,
wherein said converting and holding part comprises a
second transistor connected between the first terminal of
said first transistor and said control terminal.

30. A display device as set forth in claim 29,
10 wherein said second transistor becomes conductive in
state when said signal supplied to the data line is
fetched by said receiving part and becomes nonconductive
in state after the signal is supplied to said converting
and holding part.

15 31. A display device as set forth in claim 29,
wherein

 said receiving part comprises a third
transistor having a first terminal connected to the first
terminal of the first transistor and a second terminal
20 connected to said data line and

 the control terminal of said second transistor
and the control terminal of said third transistor are
connected to different scanning lines.

32. A display device as set forth in claim 26,
25 wherein said converting and holding part and said drive

part are the same transistor.

33. A display device as set forth in claim 28,
wherein said drive part comprises a third transistor
having a control terminal connected to the control
5 terminal of said first transistor.

34. A display device as set forth in claim 29,
wherein said drive part comprises a third transistor
having a control terminal connected to the control
terminal of said first transistor and wherein said first,
10 second, and third transistors configure a current mirror
circuit.

35. A display device as set forth in claim 28,
wherein said drive part is said first transistor.

36. A display device as set forth in claim 35,
15 further comprising a fourth transistor between said first
transistor and said display element.

37. A display device as set forth in claim 35,
wherein said display element is connected to the first
terminal of said first transistor and further comprising
20 a fourth transistor connected to the second terminal of
the first transistor.

38. A display device as set forth in claim 26,
wherein said drive part and said converting and holding
part are configured by a plurality of transistors.

25 39. A display device as set forth in claim 26,

wherein said converting and holding part comprises a plurality of transistors provided with control terminals and a plurality of capacitors connected to the control terminals.

5 40. A display device as set forth in claim 33,
wherein said display element is connected to the first terminal of said third transistor and a constant voltage source is connected to the second terminal of said third transistor.

10 41. A display device as set forth in claim 34,
wherein the control terminal of said second transistor is connected to said capacitor.

15 42. A display device as set forth in claim 37,
wherein the other end of the capacitor is connected to the second terminal of said first transistor.

 43. A display device as set forth in claim 26,
wherein said display element has at least one transparent electrode and has a layer including an organic substance sandwiched between said electrodes.

20 44. A display device as set forth in claim 26,
wherein a leak element is connected between said data line and a predetermined potential.

25 45. A display device as set forth in claim 26,
wherein an initial value setting element for setting said data to an initial value before said scanning line is

selected is connected between said data line and a predetermined potential.

46. A display device comprising:

a scanning line,

5 a data line to which a current signal in accordance with brightness information is supplied, and

a pixel comprising an organic layer formed at an intersecting portion of said data line and said scanning line,

10 said pixel comprising

a receiving part for fetching the current signal supplied to the data line when the scanning line is selected,

15 a converting and holding part for converting the fetched current signal to a voltage and holding the same, and

a drive part for converting the held voltage signal and supplying a current to said display element.

20 47. A display device as set forth in claim 46, wherein said brightness information is a voltage and wherein the voltage is converted to a current and supplied to the data line.

25 48. A display device as set forth in claim 46, wherein said converting and holding part comprises a

first transistor provided with a control terminal and a capacitor connected to said control terminal.

49. A display device as set forth in claim 48,
wherein said converting and holding part comprises a
5 second transistor connected between the first terminal of
said first transistor and said control terminal.

50. A display device as set forth in claim 49,
wherein said second transistor becomes conductive in
state when said signal supplied to the data line is
10 fetched by said receiving part and becomes nonconductive
in state after the signal is supplied to said converting
and holding part.

51. A display device as set forth in claim 49,
wherein

15 said receiving part comprises a third
transistor having a first terminal connected to the first
terminal of said first transistor and a second terminal
connected to said data line and

the control terminal of said second transistor
20 and the control terminal of said third transistor are
connected to different scanning lines.

52. A display device as set forth in claim 46,
wherein said converting and holding part and said drive
part are the same transistor.

25 53. A display device as set forth in claim 48,

wherein said drive part comprises a third transistor having a control terminal connected to the control terminal of said first transistor.

54. A display device as set forth in claim 49,
5 wherein said drive part comprises a third transistor having a control terminal connected to the control terminal of said first transistor and wherein said first, second, and third transistors configure a current mirror circuit.

10 55. A display device as set forth in claim 48, wherein said drive part is said first transistor.

56. A display device as set forth in claim 55, further comprising a fourth transistor between said first transistor and said display element.

15 57. A display device as set forth in claim 55, wherein a display element is connected to the first terminal of said first transistor and further comprising a fourth transistor connected to the second terminal of the first transistor.

20 58. A display device as set forth in claim 46, wherein said drive part and said converting and holding part are configured by a plurality of transistors.

59. A display device as set forth in claim 46, wherein said converting and holding part comprises a
25 plurality of transistors provided with control terminals

and a plurality of capacitors connected to the control terminals.

60. A display device as set forth in claim 61, wherein said display element is connected to the first terminal of said third transistor and a constant voltage source is connected to the second terminal of said third transistor.

61. A display device as set forth in claim 54, wherein the control terminal of said second transistor is connected to said capacitor.

62. A display device as set forth in claim 57, wherein the other end of the capacitor is connected to the second terminal of said first transistor.

63. A display device as set forth in claim 46, wherein said display element has at least one transparent electrode and has a layer including an organic substance sandwiched between said electrodes.

64. A display device as set forth in claim 46, wherein a leak element is connected between said data line and a predetermined potential.

65. A display device as set forth in claim 46, wherein an initial value setting element for setting said data to an initial value before said scanning line is selected is connected between said data line and a predetermined potential.

66. A display device comprising

a scanning line drive circuit for successively selecting scanning lines,

a data line drive circuit including a current
5 source for generating a signal current having a current level in accordance with brightness information and successively supplying the same to data lines, and

a plurality of pixels arranged at intersecting portions of the scanning lines and the data lines and
10 including current driven type light emitting elements emitting light by receiving the supply of the drive current, wherein

each pixel comprises

a receiving part for fetching the signal
15 current from a data line when the scanning line is selected,

a converting part for converting a current level of the fetched signal current to a voltage level and holding the same, and

20 a drive part for passing a drive current having a current level in accordance with the held voltage level through the light emitting element.

67. A display device as set forth in claim 66,
wherein the converting part includes a conversion use
25 insulating gate type field effect transistor provided

with a gate, a source, a drain, and a channel and a capacitor connected to the gate.

68. A display device as set forth in claim 67, wherein

5 the converting part includes a switch use insulating gate type field effect transistor inserted between the drain and the gate of the conversion use insulating gate type field effect transistor,

10 the switch use insulating gate type field effect transistor becomes conductive when converting the current level of the signal current to the voltage level and electrically connects the drain and the gate of the conversion use insulating gate type field effect transistor to create the voltage level with the source as
15 the reference at the gate, and

 the switch use insulating gate type field effect transistor is cut off and separates the gate of the conversion use insulating gate type field effect transistor and the capacitor connected to this from the
20 drain when the capacitor holds the voltage level.

69. A display device as set forth in claim 66, wherein:

 the receiving part includes a fetch use insulating gate type field effect transistor inserted
25 between the drain of the conversion use insulating gate

type field effect transistor and the data line and
the converting part includes a switch use
insulating gate type field effect transistor inserted
between the drain and the gate of the conversion use
5 insulating gate type field effect transistor, .

70. A display device as set forth in claim 69,
wherein the gate of the fetch use insulating gate type
field effect transistor and the gate of the switch use
insulating gate type field effect transistor are
10 connected to different scanning lines.

71. A display device as set forth in claim 70,
wherein

the switch use insulating gate type field
effect transistor becomes conductive when converting the
15 current level of the signal current to the voltage level
and electrically connects the drain and the gate of the
conversion use insulating gate type field effect
transistor to create the voltage level with the source as
the reference at the gate,

20 the switch use insulating gate type field
effect transistor is cut off and separates the gate of
the conversion use insulating gate type field effect
transistor and the capacitor connected to this from the
drain when the capacitor holds the voltage level, and

25 the switch use insulating gate type field

effect transistor becomes unselected and is cut off before the fetch use insulating gate type field effect transistor becomes nonconductive.

72. A display device as set forth in claim 71,
5 wherein the switch use insulating gate type field effect transistor is made conductive after a predetermined time within one frame period after the switch use insulating gate type field effect transistor and the fetch use insulating gate type field effect transistor become
10 nonconductive to extinguish in units of scanning lines.

73. A display device as set forth in claim 71,
wherein a scanning line to which the switch use insulating gate type field effect transistor is connected is provided independently for each of the three primary
15 colors.

74. A display device as set forth in claim 69,
wherein a conductivity type of said switch use insulating gate type field effect transistor and a conductivity type of said fetch use insulating gate type transistor are
20 different.

75. A display device as set forth in claim 67,
wherein

said drive part includes a drive use insulating gate type field effect transistor provided with a gate, a
25 drain, a source, and a channel, and

the drive use insulating gate type field effect transistor receives the voltage level held at the capacitor at its gate and passes a drive current having a current level in accordance with that through the light
5 emitting element via the channel.

76. A display device as set forth in claim 75, wherein the gate of the conversion use insulating gate type field effect transistor and the gate of the drive use insulating gate type field effect transistor are
10 directly connected to configure a current mirror circuit and wherein the current level of the signal current and the current level of the drive current are proportional.

77. A display device as set forth in claim 75, wherein the drive use insulating gate type field effect
15 transistor is formed in the vicinity of the corresponding conversion use insulating gate type field effect transistor inside the pixel and has an equivalent threshold voltage to that of the conversion use insulating gate type field effect transistor.

20 78. A display device as set forth in claim 77, wherein the size of the conversion use insulating gate type field effect transistor is set larger than the size of the drive use insulating gate type field effect transistor.

25 79. A display device as set forth in claim 77,

wherein the drive use insulating gate type field effect transistor operates in the saturated region and passes a drive current in accordance with a difference between the level of the voltage applied to the gate thereof and the threshold voltage through the light emitting element.

80. A display device as set forth in claim 77, wherein the drive use insulating gate type field effect transistors operates in the linear region.

81. A display device as set forth in claim 78, wherein the drive use insulating gate type field effect transistors operates in the linear region.

82. A display device as set forth in claim 67, wherein

the drive part shares the conversion use insulating gate type field effect transistor together with the converting part in a time division manner, and

the drive part separates the conversion use insulating gate type field effect transistor from the receiving part and uses the same for driving after the conversion of the signal current is completed and passes the drive current to the light emitting element through the channel in a state where the held voltage level is applied to the gate of the conversion use insulating gate type field effect transistor.

83. A display device as set forth in claim 82,

wherein the drive part comprises a controlling means for cutting off an unnecessary current flowing to the light emitting element via the conversion use insulating gate type field effect transistor at times other than the time
5 of drive.

84. A display device as set forth in claim 83, wherein the controlling means controls the voltage between terminals of two-terminal type light emitting element having a rectification function to cut off the
10 unnecessary current.

85. A display device as set forth in claim 83, wherein

the controlling means comprises a control use insulating gate type field effect transistor inserted
15 between the conversion use insulating gate type field effect transistor and the light emitting element, and

the control use insulating gate type field effect transistor becomes nonconductive in state and separates the conversion use insulating gate type field
20 effect transistor and the light emitting element when the light emitting element is not driven and switches to the conductive state when the light emitting element is driven.

86. A display device as set forth in claim 83, wherein the controlling means controls a ratio between a
25

time for cutting off the drive current when the light emitting element is not to be driven and placing the light emitting element in the non-light emitting state and a time of passing the drive current when the light emitting element is to be driven and placing the light emitting element in the light emitting and thereby to enable the control of the brightness of the pixel.

87. A display device as set forth in claim 82, wherein the drive part comprises a potential fixing means for fixing the potential of the drain with reference to the source of the conversion use insulating gate type field effect transistor in order to stabilize the current level of the drive current flowing to the light emitting element through the conversion use insulating gate type field effect transistor.

88. A display device as set forth in claim 66, wherein

the receiving part, the converting part, and the drive part configure a current circuit combining a plurality of insulating gate type field effect transistors, and

one or two or more insulating gate type field effect transistors have a double gate structure for suppressing current leakage in the current circuit.

89. A display device as set forth in claim 66,

wherein

the drive part includes an insulating gate type field effect transistor provided with a gate, drain, and a source and passes the drive current passing between the drain and the source to the light emitting element in accordance with the level of the voltage applied to the gate, and

the light emitting element is a two terminal type having an anode and a cathode, where the cathode is connected to the drain.

90. A display device as set forth in claim 66, wherein

the drive part includes an insulating gate type field effect transistor provided with a gate, a drain, and a source and passes a drive current passing between the drain and the source to the light emitting element in accordance with the level of the voltage applied to the gate, and

the light emitting element is a two terminal type having an anode and a cathode, where the anode is connected to the source.

91. A display device as set forth in claim 66, further including an adjusting means for downwardly adjusting the voltage level held by the converting part and supplying the same to the drive part to tighten the

black level of the brightness of each pixel.

92. A display device as set forth in claim 66,
wherein a leak element is connected between said data
line and a predetermined potential.

5 93. A display device as set forth in claim 66,
wherein an initial value setting element for setting said
data to an initial value before said scanning line is
selected is connected between said data line and a
predetermined potential.

10 94. A display device as set forth in claim 93,
wherein

the drive part includes an insulating gate type
field effect transistor having a gate, a drain, and a
source, and

15 the adjusting means downwardly adjusts the
level of the voltage applied to the gate by raising the
bottom of the voltage between the gate and the source of
the insulating gate type field effect transistor.

20 95. A display device as set forth in claim 93,
wherein

the drive part includes an insulating gate type
field effect transistor having a gate, a drain, and a
source,

25 the converting part is provided with a
capacitor connected to the gate of the thin film

transistor and holding the voltage level, and

the adjusting means comprises an additional capacitor connected to that capacitor and downwardly adjusts the level of the voltage to be applied to the gate of the insulating gate type field effect transistor held at that capacitor.

96. A display device as set forth in claim 93, wherein

the drive part includes an insulating gate type field effect transistor having a gate, a drain, and a source,

the converting part is provided with a capacitor connected to the gate of the insulating gate type field effect transistor on its one end and holding the voltage level, and

the adjusting means adjusts the potential of the other end of the capacitor when holding the voltage level converted by the converting part at that capacitor to downwardly adjust the level of the voltage to be applied to the gate of the insulating gate type field effect transistor.

97. A display device as set forth in claim 66, wherein the light emitting element comprises an organic electroluminescence element.

98. A display device as set forth in claim 75,

wherein the drive use insulating gate type field effect transistor comprises a P-channel type.

99. A display device comprising
- a scanning line drive circuit for successively selecting scanning lines,
 - a data line drive circuit including a current source for generating a signal current having a current level in accordance with brightness information and successively supplying the same to data lines, and
 - a plurality of pixels arranged at intersecting portions of the scanning lines and the data lines and including current driven type light emitting elements emitting light by receiving the supply of the drive current, wherein
 - each pixel comprises
 - a conversion use insulating gate type field effect transistor having a source connected to a reference potential,
 - a fetch use insulating gate type field effect transistor inserted between the drain of the conversion use insulating gate type field effect transistor and the data line and having a gate connected to a scanning line,
 - a drive use insulating gate type field effect transistor connected between a reference potential

and a light emitting element,

a capacitor having a first electrode connected in common to a gate of the conversion use insulating gate type field effect transistor and a gate
5 of the drive use insulating gate type field effect transistor and having a second electrode connected to a reference potential, and

a switch use insulating gate type field effect transistor connected between a gate and drain of
10 said conversion use insulating gate type field effect transistor and having a gate connected to a scanning line.

100. A display device comprising

a scanning line drive circuit for successively
15 selecting scanning lines,

a data line drive circuit including a current source for generating a signal current having a current level in accordance with brightness information and successively supplying the same to data lines, and

20 a plurality of pixels arranged at intersecting portions of the scanning lines and the data lines and including current driven type light emitting elements emitting light by receiving the supply of the drive current, wherein

25 each pixel comprises

a conversion use insulating gate type field effect transistor having a source connected to a reference potential,

5 a fetch use insulating gate type field effect transistor connected between the drain of the conversion use insulating gate type field effect transistor and the data line and having a gate connected to a scanning line,

10 a drive use insulating gate type field effect transistor connected between a reference potential and a light emitting element,

15 a capacitor having a first electrode connected to a gate of the drive use insulating gate type field effect transistor and having a second electrode connected to a reference potential, and

a switch use insulating gate type field effect transistor connected between a gate of said conversion use insulating gate type field effect transistor and a connecting point between a gate of said drive use insulating gate type field effect transistor and a first electrode of said capacitor and having a gate connected to a scanning line.

101. A display device as set forth in claim 100, wherein the control terminal of the fetch use insulating gate type field effect transistor and the control

25

terminal of the switch use insulating gate type field effect transistor are connected to different scanning lines.

102. A display device as set forth in claim 100,
5 wherein the size of the conversion use insulating gate type field effect transistor is set larger than the size of the drive use insulating gate type field effect transistor.

103. A display device as set forth in claim 101,
10 wherein the switch use insulating gate type field effect transistor is made conductive after a predetermined time within one frame period after the switch use insulating gate type field effect transistor and the fetch use insulating gate type field effect transistor become
15 nonconductive to extinguish in units of scanning lines.

104. A pixel circuit for driving a current-driven type light emitting element arranged at an intersecting portion of a data line supplying a signal current of a current level in accordance with brightness information
20 and a scanning line supplying a selection pulse and emitting light by the drive current, comprising

a receiving part for fetching the signal current from said data line in response to a selection pulse from said scanning line,

25 a converting part for converting a current

level of the fetched signal current to a voltage level
and holding the same, and

a drive part for passing a drive current having
a current level in accordance with the held voltage level
5 through the light emitting element.

105. A pixel circuit as set forth in claim 104,
wherein the converting part includes a conversion use
insulating gate type field effect transistor provided
with a gate, a source, a drain, and a channel and a
10 capacitor connected to the gate.

106. A pixel circuit as set forth in claim 105,
wherein

the converting part includes a switch use
insulating gate type field effect transistor inserted
15 between the drain and the gate of the conversion use
insulating gate type field effect transistor,

the switch use insulating gate type field
effect transistor becomes conductive when converting the
current level of the signal current to the voltage level
20 and electrically connects the drain and the gate of the
conversion use insulating gate type field effect
transistor to create the voltage level with the source as
the reference at the gate, and

the switch use insulating gate type field
25 effect transistor is cut off and separates the gate of

the conversion use insulating gate type field effect transistor and the capacitor connected to this from the drain when the capacitor holds the voltage level.

107. A pixel circuit as set forth in claim 104,
5 wherein:

the receiving part includes a fetch use insulating gate type field effect transistor inserted between the drain of the conversion use insulating gate type field effect transistor and the data line and

10 the converting part includes a switch use insulating gate type field effect transistor inserted between the drain and the gate of the conversion use insulating gate type field effect transistor, .

108. A pixel circuit as set forth in claim 107,
15 wherein the gate of the fetch use insulating gate type field effect transistor and the gate of the switch use insulating gate type field effect transistor are connected to different scanning lines.

109. A pixel circuit as set forth in claim 108,
20 wherein

the switch use insulating gate type field effect transistor becomes conductive when converting the current level of the signal current to the voltage level and electrically connects the drain and the gate of the
25 conversion use insulating gate type field effect

transistor to create the voltage level with the source as the reference at the gate,

the switch use insulating gate type field effect transistor is cut off and separates the gate of the conversion use insulating gate type field effect transistor and the capacitor connected to this from the drain when the capacitor holds the voltage level, and

the switch use insulating gate type field effect transistor becomes unselected and is cut off before the fetch use insulating gate type field effect transistor becomes nonconductive.

110. A pixel circuit as set forth in claim 109, wherein the switch use insulating gate type field effect transistor is made conductive after a predetermined time within one frame period after the switch use insulating gate type field effect transistor and the fetch use insulating gate type field effect transistor become nonconductive to extinguish in units of scanning lines.

111. A pixel circuit as set forth in claim 105, wherein a scanning line to which the switch use insulating gate type field effect transistor is connected is provided independently for each of the three primary colors.

112. A pixel circuit as set forth in claim 107, wherein a conductivity type of said switch use insulating

gate type field effect transistor and a conductivity type of said fetch use insulating gate type transistor are different.

113. A pixel circuit as set forth in claim 105,
5 wherein

said drive part includes a drive use insulating gate type field effect transistor provided with a gate, a drain, a source, and a channel, and

10 the drive use insulating gate type field effect transistor receives the voltage level held at the capacitor at its gate and passes a drive current having a current level in accordance with that through the light emitting element via the channel.

114. A pixel circuit as set forth in claim 113,
15 wherein the gate of the conversion use insulating gate type field effect transistor and the gate of the drive use insulating gate type field effect transistor are directly connected to configure a current mirror circuit and wherein the current level of the signal current and
20 the current level of the drive current are proportional.

115. A pixel circuit as set forth in claim 113,
wherein the drive use insulating gate type field effect transistor is formed in the vicinity of the corresponding conversion use insulating gate type field effect
25 transistor inside the pixel and has an equivalent

threshold voltage to that of the conversion use
insulating gate type field effect transistor.

116. A pixel circuit as set forth in claim 115,
wherein the size of the conversion use insulating gate
5 type field effect transistor is set larger than the size
of the drive use insulating gate type field effect
transistor.

117. A pixel circuit as set forth in claim 115,
wherein the drive use insulating gate type field effect
10 transistor operates in the saturated region and passes a
drive current in accordance with a difference between the
level of the voltage applied to the gate thereof and the
threshold voltage through the light emitting element.

118. A pixel circuit as set forth in claim 115,
15 wherein the drive use insulating gate type field effect
transistors operates in the linear region.

119. A pixel circuit as set forth in claim 116,
wherein the drive use insulating gate type field effect
transistors operates in the linear region.

20 120. A pixel circuit as set forth in claim 121,
wherein

the drive part shares the conversion use
insulating gate type field effect transistor together
with the converting part in a time division manner, and

25 the drive part separates the conversion use

insulating gate type field effect transistor from the receiving part and uses the same for driving after the conversion of the signal current is completed and passes the drive current to the light emitting element through the channel in a state where the held voltage level is applied to the gate of the conversion use insulating gate type field effect transistor.

121. A pixel circuit as set forth in claim 120, wherein the drive part comprises a controlling means for cutting off an unnecessary current flowing to the light emitting element via the conversion use insulating gate type field effect transistor at times other than the time of drive.

122. A pixel circuit as set forth in claim 121, wherein the controlling means controls the voltage between terminals of two-terminal type light emitting element having a rectification function to cut off the unnecessary current.

123. A pixel circuit as set forth in claim 121, wherein

the controlling means comprises a control use insulating gate type field effect transistor inserted between the conversion use insulating gate type field effect transistor and the light emitting element, and

the control use insulating gate type field

effect transistor becomes nonconductive in state and separates the conversion use insulating gate type field effect transistor and the light emitting element when the light emitting element is not driven and switches to the conductive state when the light emitting element is driven.

124. A pixel circuit as set forth in claim 121, wherein the controlling means controls a ratio between a time for cutting off the drive current when the light emitting element is not to be driven and placing the light emitting element in the non-light emitting state and a time of passing the drive current when the light emitting element is to be driven and placing the light emitting element in the light emitting and thereby to enable the control of the brightness of the pixel.

125. A pixel circuit as set forth in claim 120, wherein the drive part comprises a potential fixing means for fixing the potential of the drain with reference to the source of the conversion use insulating gate type field effect transistor in order to stabilize the current level of the drive current flowing to the light emitting element through the conversion use insulating gate type field effect transistor.

126. A pixel circuit as set forth in claim 104, wherein

the receiving part, the converting part, and the drive part configure a current circuit combining a plurality of insulating gate type field effect transistors, and

5 one or two or more insulating gate type field effect transistors have a double gate structure for suppressing current leakage in the current circuit.

127. A pixel circuit as set forth in claim 104, wherein

10 the drive part includes an insulating gate type field effect transistor provided with a gate, drain, and a source and passes the drive current passing between the drain and the source to the light emitting element in accordance with the level of the voltage applied to the
15 gate, and

the light emitting element is a two terminal type having an anode and a cathode, where the cathode is connected to the drain.

128. A pixel circuit as set forth in claim 104,
20 wherein

the drive part includes an insulating gate type field effect transistor provided with a gate, a drain, and a source and passes a drive current passing between the drain and the source to the light emitting element in
25 accordance with the level of the voltage applied to the

gate, and

the light emitting element is a two terminal type having an anode and a cathode, where the anode is connected to the source.

5 129. A pixel circuit as set forth in claim 104, further including an adjusting means for downwardly adjusting the voltage level held by the converting part and supplying the same to the drive part to tighten the black level of the brightness of each pixel.

10 130. A pixel circuit as set forth in claim 104, wherein a leak element is connected between said data line and a predetermined potential.

15 131. A pixel circuit as set forth in claim 104, wherein an initial value setting element for setting said data to an initial value connected between said data line and a predetermined potential.

132. A pixel circuit as set forth in claim 129, wherein

20 the drive part includes an insulating gate type field effect transistor having a gate, a drain, and a source, and

25 the adjusting means downwardly adjusts the level of the voltage applied to the gate by raising the bottom of the voltage between the gate and the source of the insulating gate type field effect transistor.

133. A pixel circuit as set forth in claim 129,
wherein

the drive part includes an insulating gate type
field effect transistor having a gate, a drain, and a
5 source,

the converting part is provided with a
capacitor connected to the gate of the thin film
transistor and holding the voltage level, and

the adjusting means comprises an additional
10 capacitor connected to that capacitor and downwardly
adjusts the level of the voltage to be applied to the
gate of the insulating gate type field effect transistor
held at that capacitor.

134. A pixel circuit as set forth in claim 129,
15 wherein

the drive part includes an insulating gate type
field effect transistor having a gate, a drain, and a
source,

the converting part is provided with a
20 capacitor connected to the gate of the insulating gate
type field effect transistor on its one end and holding
the voltage level, and

the adjusting means adjusts the potential of
the other end of the capacitor when holding the voltage
25 level converted by the converting part at that capacitor

to downwardly adjust the level of the voltage to be applied to the gate of the insulating gate type field effect transistor.

135. A pixel circuit as set forth in claim 104,
5 wherein the light emitting element comprises an organic electroluminescence element.

136. A pixel circuit as set forth in claim 113,
wherein the drive use insulating gate type field effect transistor comprises a P-channel type.

10 137. A pixel circuit for driving a current-driven type light emitting element arranged at an intersecting portion of a data line supplying a signal current of a current level in accordance with brightness information and a scanning line supplying a selection pulse and
15 emitting light by the drive current, comprising

a conversion use insulating gate type field effect transistor having a source connected to a reference potential,

a fetch use insulating gate type field effect
20 transistor inserted between the drain of the conversion use insulating gate type field effect transistor and the data line and having a gate connected to a scanning line,

a drive use insulating gate type field effect transistor connected between a reference potential and a
25 light emitting element,

a capacitor having a first electrode connected in common to a gate of the conversion use insulating gate type field effect transistor and a gate of the drive use insulating gate type field effect transistor and having a
5 second electrode connected to a reference potential, and

a switch use insulating gate type field effect transistor connected between a gate and drain of said conversion use insulating gate type field effect transistor and having a gate connected to a scanning
10 line.

138. A pixel circuit for driving a current-driven type light emitting element arranged at an intersecting portion of a data line supplying a signal current of a current level in accordance with brightness information
15 and a scanning line supplying a selection pulse and emitting light by the drive current, comprising

a conversion use insulating gate type field effect transistor having a source connected to a reference potential,

20 a fetch use insulating gate type field effect transistor connected between the drain of the conversion use insulating gate type field effect transistor and the data line and having a gate connected to a scanning line,

a drive use insulating gate type field effect
25 transistor connected between a reference potential and a

light emitting element,

a capacitor having a first electrode connected to a gate of the drive use insulating gate type field effect transistor and having a second electrode connected to a reference potential, and

a switch use insulating gate type field effect transistor connected between a gate of said conversion use insulating gate type field effect transistor and a connecting point between a gate of said drive use insulating gate type field effect transistor and a first electrode of said capacitor and having a gate connected to a scanning line.

139. A pixel circuit as set forth in claim 138, wherein the control terminal of the fetch use insulating gate type field effect transistor and the control terminal of the switch use insulating gate type field effect transistor are connected to different scanning lines.

140. A pixel circuit as set forth in claim 138, wherein the size of the conversion use insulating gate type field effect transistor is set larger than the size of the drive use insulating gate type field effect transistor.

141. A pixel circuit as set forth in claim 139, wherein the switch use insulating gate type field effect

transistor is made conductive after a predetermined time within one frame period after the switch use insulating gate type field effect transistor and the fetch use insulating gate type field effect transistor become
5 nonconductive to extinguish in units of scanning lines.

142. A method of driving a light emitting element for driving a current-driven type light emitting element arranged at an intersecting portion of a data line supplying a signal current of a current level in
10 accordance with brightness information and a scanning line supplying a selection pulse and emitting light by the drive current, comprising

a receiving routine for fetching the signal current from said data line in response to a selection
15 pulse from said scanning line,

a converting routine for converting a current level of the fetched signal current to a voltage level and holding the same, and

a drive routine for passing a drive current
20 having a current level in accordance with the held voltage level through the light emitting element.

143. A method of driving a light emitting element as set forth in claim 142, wherein

the converting routine includes a routine using
25 a conversion use insulating gate type field effect

transistor provided with a gate, a source, a drain, and a channel and a capacitor connected to the gate,

in the routine, the conversion use insulating gate type field effect transistor creates the voltage level converted by passing the fetched signal current though the channel in the receiving routine at the gate, and the capacitor holds voltage level created at the gate.

144. A method of driving a light emitting element as set forth in claim 143, wherein

the converting routine includes a routine using a switch use insulating gate type field effect transistor inserted between the drain and the gate of the conversion use insulating gate type field effect transistor,

in the routine, the switch use insulating gate type field effect transistor becomes conductive when converting the current level of the signal current to the voltage level and electrically connects the drain and the gate of the conversion use insulating gate type field effect transistor to create the voltage level with the source as the reference at the gate, and

the switch use insulating gate type field effect transistor is cut off and separates the gate of the conversion use insulating gate type field effect transistor and the capacitor connected to this from the

drain when the capacitor holds the voltage level.

145. A method of driving a light emitting element as set forth in claim 143, wherein:

5 said drive routines includes a routine using a drive use insulating gate type field effect transistor provided with a gate, a drain, a source, and a channel, and

10 in the routine, the drive use insulating gate type field effect transistor receives the voltage level held at the capacitor at its gate and passes a drive current having a current level in accordance with that through the light emitting element via the channel.

146. A method of driving a light emitting element as set forth in claim 145, wherein the gate of the
15 conversion use insulating gate type field effect transistor and the gate of the drive use insulating gate type field effect transistor are directly connected to configure a current mirror circuit and wherein the current level of the signal current and the current level
20 of the drive current are proportional.

147. A method of driving a light emitting element as set forth in claim 145, wherein the drive use insulating gate type field effect transistor is formed in the vicinity of the corresponding conversion use
25 insulating gate type field effect transistor inside the

pixel and has an equivalent threshold voltage to that of the conversion use insulating gate type field effect transistor.

148. A method of driving a light emitting element as
5 set forth in claim 147, wherein the drive use insulating gate type field effect transistor operates in the saturated region and passes a drive current in accordance with a difference between the level of the voltage applied to the gate thereof and the threshold voltage
10 through the light emitting element.

149. A method of driving a light emitting element as set forth in claim 143, wherein

the drive routine part shares the conversion use insulating gate type field effect transistor together
15 with the converting part in a time division manner, and

the drive routine separates the conversion use insulating gate type field effect transistor from the receiving part and uses the same for driving after the conversion of the signal current is completed and passes
20 the drive current to the light emitting element through the channel in a state where the held voltage level is applied to the gate of the conversion use insulating gate type field effect transistor.

150. A method of driving a light emitting element as
25 set forth in claim 149, wherein the drive routine

includes a control routine for cutting off an unnecessary current flowing to the light emitting element via the conversion use insulating gate type field effect transistor at times other than the time of drive.

5 151. A method of driving a light emitting element as set forth in claim 150, wherein the control routine controls the voltage between terminals of two-terminal type light emitting element having a rectification function to cut off the unnecessary current.

10 152. A method of driving a light emitting element as set forth in claim 150, wherein

the control routines comprises a routine using a control use insulating gate type field effect transistor inserted between the conversion use insulating gate type field effect transistor and the light emitting element, and

15 in the routine, the control use insulating gate type field effect transistor becomes nonconductive in state and separates the conversion use insulating gate type field effect transistor and the light emitting element when the light emitting element is not driven and switches to the conductive state when the light emitting element is driven.

20 153. A method of driving a light emitting element as set forth in claim 150, wherein the control routine

25

controls a ratio between a time for cutting off the drive
current when the light emitting element is not to be
driven and placing the light emitting element in the non-
light emitting state and a time of passing the drive
5 current when the light emitting element is to be driven
and placing the light emitting element in the light
emitting and thereby to enable the control of the
brightness of the pixel.

154. A method of driving a light emitting element as
10 set forth in claim 150, wherein the drive routine
includes a potential fixing routine for fixing the
potential of the drain with reference to the source of
the conversion use insulating gate type field effect
transistor in order to stabilize the current level of the
15 drive current flowing to the light emitting element
through the conversion use insulating gate type field
effect transistor.

155. A method of driving a light emitting element as
set forth in claim 143, wherein
20 the receiving routine, the converting routine,
and the drive routine are executed on a current circuit
combining a plurality of insulating gate type field
effect transistors, and

one or two or more insulating gate type field
25 effect transistors have a double gate structure for

suppressing current leakage in the current circuit.

156. A method of driving a light emitting element as set forth in claim 142, wherein

the drive routine is performed using an
5 insulating gate type field effect transistor provided with a gate, drain, and a source and passes the drive current passing between the drain and the source to the light emitting element in accordance with the level of the voltage applied to the gate, and

10 the light emitting element is a two terminal type having an anode and a cathode, where the cathode is connected to the drain.

157. A method of driving a light emitting element as set forth in claim 142, wherein

15 the drive routine is performed using an insulating gate type field effect transistor provided with a gate, a drain, and a source and passes a drive current passing between the drain and the source to the light emitting element in accordance with the level of
20 the voltage applied to the gate, and

the light emitting element is a two terminal type having an anode and a cathode, where the anode is connected to the source.

158. A method of driving a light emitting element as
25 set forth in claim 142, further including an adjusting

routine for downwardly adjusting the voltage level held by the converting routine and supplying the same to the drive part to tighten the black level of the brightness of each pixel.

5 159. A method of driving a light emitting element as set forth in claim 158, wherein

the drive routine includes uses an insulating gate type field effect transistor having a gate, a drain, and a source, and

10 the adjusting routine downwardly adjusts the level of the voltage applied to the gate by raising the bottom of the voltage between the gate and the source of the insulating gate type field effect transistor.

15 160. A method of driving a light emitting element as set forth in claim 158, wherein

the drive routine uses an insulating gate type field effect transistor having a gate, a drain, and a source,

20 the converting routine uses a capacitor connected to the gate of the thin film transistor and holding the voltage level, and

the adjusting routine uses an additional capacitor connected to that capacitor and downwardly adjusts the level of the voltage to be applied to the
25 gate of the insulating gate type field effect transistor

held at that capacitor.

161. A method of driving a light emitting element as set forth in claim 158, wherein

the drive routine uses an insulating gate type
5 field effect transistor having a gate, a drain, and a source,

the converting routine uses a capacitor connected to the gate of the insulating gate type field effect transistor on its one end and holding the voltage
10 level, and

the adjusting means routine adjusts the potential of the other end of the capacitor when holding the voltage level converted by the converting routine at that capacitor to downwardly adjust the level of the
15 voltage to be applied to the gate of the insulating gate type field effect transistor.

162. A method of driving a light emitting element as set forth in claim 142, wherein the light emitting element comprises an organic electroluminescence element.

20 163. A display device including:

scanning lines for selecting pixels and data lines giving brightness information for driving the pixels arranged in a matrix,

each pixel including a light emitting element
25 changing in brightness by an amount of current supplied,

a writing means controlled by a scanning line and writing in the pixel brightness information given from the data line, and a drive means for controlling the amount of current supplied to said light emitting element in

5 accordance with the written brightness information,

the brightness information being written in each pixel by applying an electric signal in accordance with the brightness information to the data line in the state with the scanning line selected,

10 the brightness information written in each pixel being held in each pixel even after the scanning line is not selected and the light emitting element of each pixel able to remain lighted by a brightness in accordance with the held brightness information, further
15 comprising

an adjusting means for downwardly adjusting the brightness information written by said writing means and supplying the same to said drive means to tighten the blackness level of each pixel.

20 164. A pixel circuit for driving a pixel having a light emitting element arranged at an intersecting portion of a data line supplying brightness information and a scanning line supplying a selection pulse and emitting light in accordance with said brightness
25 information, including

a writing means controlled by a scanning line and writing in the pixel brightness information given from the data line and a drive means for controlling the amount of current supplied to said light emitting element
5 in accordance with the written brightness information,

the brightness information being written in each pixel by applying an electric signal in accordance with the brightness information to the data line in the state with the scanning line selected,

10 the brightness information written in each pixel being held in each pixel even after the scanning line is not selected and the light emitting element of each pixel able to remain lighted by a brightness in accordance with the held brightness information, further
15 comprising

an adjusting means for downwardly adjusting the brightness information written by said writing means and supplying the same to said drive means to tighten the blackness level of each pixel.

20 165. A method of driving a display device including scanning lines for selecting pixels and data lines giving brightness information for driving the pixels arranged in a matrix, each pixel including a light emitting element changing in brightness by an amount of current supplied,
25 comprising:

a writing routine controlled by a scanning line
and writing in the pixel brightness information given
from the data line and a drive routine for controlling
the amount of current supplied to said light emitting
5 element in accordance with the written brightness
information,

the brightness information being written in
each pixel by applying an electric signal in accordance
with the brightness information to the data line in the
10 state with the scanning line selected,

the brightness information written in each
pixel being held in each pixel even after the scanning
line is not selected and the light emitting element of
each pixel able to remain lighted by a brightness in
15 accordance with the held brightness information, further
comprising

an adjusting routine for downwardly adjusting
the brightness information written by said writing
routine and supplying the same to said drive routine to
20 tighten the blackness level of each pixel.

ABSTRACT

A display device including a current drive circuit capable of stably and correctly supplying an intended
5 current to a light emitting element of each pixel without being affected by variations in characteristics of an active element inside the pixel and as a result capable of displaying a high quality image, wherein each pixel comprises a receiving use transistor TFT3 for fetching a
10 signal current I_w from a data line DATA when a scanning line SCAN-A is selected, a conversion use transistor TFT1 for once converting a current level of a fetched signal current I_w to a voltage level and holding the same, and a drive use transistor TFT2 for passing a drive current
15 having a current level in accordance with the held voltage level through a light emitting element OLED. The conversion use thin film transistor TFT1 generates a converted voltage level at its own gate by passing the signal current I_w fetched by the TFT3 through its own
20 channel. A capacitor C holds the voltage level created at the gate of the TFT1. The TFT2 passes the drive current having a current level in accordance with the held voltage level through the light emitting element OLED.

FIG.1




FIG. 2




FIG.3




FIG. 4




FIG.5




FIG. 6A scanA




FIG. 6B scanB



FIG. 6C CURRENT OF CS




FIG. 6D OLED BRIGHTNESS



FIG. 7




FIG.8




FIG.9




FIG. 10A scanA




FIG. 10B scanB





FIG. 10C CURRENT OF CS



A

FIG. 10D OLED BRIGHTNESS




FIG. 12




FIG.13




FIG.14




FIG.15




FIG.16




FIG.17A




FIG.17B




FIG.18




FIG.19





FIG.21




FIG.22




FIG.23




FIG.24




FIG.25




FIG.26





FIG.27



LIST OF REFERENCES

OLED... light emitting element

TFT1...conversion use thin film transistor

TFT2... drive use thin film transistor

TFT3... fetch use thin film transistor

TFT4... switch use thin film transistor

C... holding capacitor

CS... current source

SCAN-A... scanning line

SCAN-B... scanning line

DATA... data line

21... scanning line drive circuit

22... data line drive circuit

25... pixel

Please type a plus sign in this box:



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**DECLARATION FOR
UTILITY OR DESIGN
PATENT APPLICATION**
Attorney Docket No.

SON-1854/SOH

First Named Inventor

Akira YUMOTO

COMPLETE IF KNOWN**Application No.****Filing Date**

March 13, 2001

Group Art Unit**Examiner Name**
☐ Declaration
submitted with or
initial filing

☒ Declaration
submitted after
initial filing

As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (only if one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**CURRENT DRIVE CIRCUIT AND DISPLAY DEVICE USING THE SAME,
PIXEL CIRCUIT, AND DRIVE METHOD**

(Title of the Invention)

the specification of which

☐ is attached hereto
or

☒ was filed on July 14, 2000, as United States Application Number or PCT International Application Number: PCT/JP00/04763 and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code § 119 (a)-(d) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YY)	Priority Not Claimed	Certified Copy Attached	
				YES	NO
P11-200842	JAPAN	07/14/99		<input type="checkbox"/>	<input checked="" type="checkbox"/>
				<input type="checkbox"/>	<input checked="" type="checkbox"/>
				<input type="checkbox"/>	<input checked="" type="checkbox"/>
				<input type="checkbox"/>	<input type="checkbox"/>

☐ Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto:

I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below.

Application Number (s)	Filing Date (MM/DD/YY)	<input type="checkbox"/> Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

DECLARATION - Utility Or Design Patent Application

I hereby claim the benefit under Title 35, United States Code §120 of any United States application(s) of any PCT International application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the matter provided by the first paragraph of Title 35, United States Code §112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

U.S. Parent Application Number	PCT Parent Number	Parent Filing Date (MM/DD/YYYY)	Parent Patent Number (if applicable)

☐ Additional U.S. or PCT international application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto

As a named inventor, I hereby appoint the following registered practitioner(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith: ☐ Customer Number

or
☒ Registered practitioner(s) name/registration number listed below

Place Customer
Number Bar Code
Label Here

Name	Registration Number	Name	Registration Number
John E. McGarry	22,360	Joel E. Bair	33,356
H. Lawrence Smith	24,900	Richard D. Grauer	22,388
Ralph T. Rader	28,772	Michael D. Fishman	31,951
Joseph V. Coppola, Sr.	33,373	Mark A. Davis	37,118
Michael B. Stewart	36,018	Stefan V. Chemielewski	39,914
Alexander D. Rabinovich	37,425	Kristin L. Murphy	41,212
Kevin D. Rutherford	40,412	David K. Benson	42,314
Glenn E. Forbis	40,610	Christopher M. Tanner	41,518
Ronald P. Kananen	24,104	Robert S. Green	41,800
Matthew J. Russo	41,282	Brian K. Dutton	47,255
G. Thomas Williams	42,228		
Shmuel Livnat	33,949		

☐ Additional registered practitioner(s) named on supplemental Registered Practitioner Information sheet PTO/SB/02C attached hereto.

Direct all correspondence to ☒ Customer Number 23353 or ☐ Correspondence Address below
or Bar Code Label

Attorney	Ronald P. Kananen, Esq.				
Firm Name	Rader, Fishman & Grauer PLLC				
Address	1233 20 th Street, N.W., Suite 501				
City, State, Zip	Washington, D.C. 20036				
Country	US	Telephone	202-955-3750	Fax	202-955-3751

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Name of First Inventor ☐ A petition has been filed for this unsigned inventor

Given Name (first and middle [if any]) Family Name or Surname

Akira YUMOTO

Inventor's Signature Akira Yumoto **Dated** Apr. 13, 2001

Residence: City Kanagawa **State** Japan **Country** Japan **Citizenship** Russian

Post Office Address c/o Sony Corporation, 7-35, Kitashingawa 6- Chome

City Shinagawa-Ku **State** Tokyo **Zip** **Country** Japan

Name of Second Inventor ☐ A petition has been filed for this unsigned inventor

Given Name (first and middle [if any]) Family Name or Surname

Inventor's Signature **Dated**

Residence: City **State** **Country** **Citizenship** e

Post Office Address

City Shinagawa-Ku **State** Tokyo **Zip** **Country** Japan